Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method of testing memory

A memory test and memory technology, applied in static memory, memory systems, instruments, etc., can solve the problems of inability to perform memory test, inability to access and execute data reading and writing or data, so as to improve the memory test range and save test cost effect

Inactive Publication Date: 2007-02-28
XUZHOU LIFANG MECHANICAL & ELECTRICAL EQUIP MFG CO LTD
View PDF0 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, the physical address space of memory used in 32-bit computer servers and some high-end personal microcomputers has exceeded 4GB (up to 8GB or even higher). However, in general existing computer servers and personal microcomputer architectures Under the circumstances, the memory test software can only test the memory in the big real mode (English full name: Big Real Mode) under the DOS operating system. In the big real mode of the personal microcomputer, the central processing unit of the system can only address the address space of 4GB when executing the memory test software, that is to say, the address space above 4GB is theoretically inaccessible for 32-bit machines And the execution of data reading and writing or data access, it is impossible to test the memory (because in theory, the 32 address lines that a 32-bit machine has, when all of them are functional, the addresses that can be addressed The physical address space can reach up to 4GB. For the memory physical address space above 4GB, it is impossible to access the 32-bit register under the Intel 32-bit architecture). Therefore, under the DOS operating system, for 32-bit computers and Accessing and testing the memory space of more than 4GB in the microcomputer system is still a major problem that cannot be realized in the industry

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of testing memory
  • Method of testing memory

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.

[0022] As shown in FIG. 1 , this figure is a flow chart of the overall steps of a memory testing method of the present invention. As shown in the figure, a kind of memory test method of the present invention is applied to the memory detection process in the computer server system or the personal microcomputer system using the Intel central processing unit, and the method includes the following steps:

[0023] Activate the operating system and make the system enter the protection mode of the memory test (step 101). The operating system in this step is preferably a DOS operating system.

[0024] Create an address conversion page table structure (step 102) in the memory, in order to convert the 32-bit linear address given by the system into the physical address of the memory with more than 4GB of physical address space in the subsequent ste...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a memory testing method, wherein it comprises: activating operation system, to make the system enter into protective mode of memory test; building one address transfer page list in memory; judging if the physical address space of memory is over 4GB; if it is, activating address transfer page list, to transform appointed 32-bit linear address to relate with real physical address of memory; controlled by system central processor, based on the address transfer page list, inquiring and accessing the real physical address of memory, and executing the memory test algorism to test memory; if it is not, controlled by system central processor, directly accessing the real physical address of memory relative to the 32-bit linear address of system, and executing memory test algorism to test the memory. The invention can access and test the accidence and failure of memory address space more than 4GB, to improve the memory test range and save test cost.

Description

technical field [0001] The invention relates to a memory testing method, in particular to a memory testing method capable of accessing and testing the memory of a physical address space above 4GB in a computer server system or a personal microcomputer system. Background technique [0002] With the rapid development of computer technology, the operating speed of computer server systems and personal microcomputer systems has been rapidly improved. In order to meet the continuous expansion of memory capacity requirements of programs, the actual storage of physical memory used in computer server systems and personal microcomputer systems The space also increases accordingly, and the memory occupies a very important position in the aforementioned computer server and microcomputer structure. As long as there are slight errors in the memory, it is very likely that the data will be wrong or omitted, and the usage will be caused. Therefore, it is particularly important to access and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/00G06F12/08G11C29/00G06F12/0815G06F12/1009
Inventor 丁怀亮陈玄同刘文涵
Owner XUZHOU LIFANG MECHANICAL & ELECTRICAL EQUIP MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products