Interconnect Structures Incorporating Air-Gap Spacers

Abstract

A dual damascene article of manufacture comprises a trench containing a conductive metal column where the trench and the conductive metal column extend down into and are contiguous with a via. The trench and the conductive metal column and the via have a common axis. These articles comprise interconnect structures incorporating air-gap spacers containing metal/insulator structures for Very Large Scale Integrated (VLSI) and Ultra Large Scale Integrated (ULSI) devices and packaging. The trench in this regard comprises a sidewall air-gap immediately adjacent the side walls of the trench and the conductive metal column, the sidewall air-gap extending down to the via to a depth below a line fixed by the bottom of the trench, and continues downward in the via for a distance of from about 1 Angstrom below the line to the full depth of the via. In another aspect, the article of manufacture comprises a capped dual damascene structure.

Description

FIELD OF THE INVENTION[0001]The field of the invention comprises semiconductor device manufacturing and more specifically to methods of forming air-gap containing metal / insulator interconnect structures for Very Large Scale Integrated (VLSI) and Ultra Large Scale Integrated (ULSI) devices and packaging.BACKGROUND OF THE INVENTION[0002]Device interconnections in Very Large Scale Integrated (VLSI) or Ultra-Large Scale Integrated (ULSI) semiconductor chips typically have multilevel structures containing patterns of metal wiring layers encapsulated in an insulator. Wiring structures within a given level of wiring are separated by an intra level dielectric, while the individual wiring levels are separated from each other by layers of an inter level dielectric conductive vias are formed in the inter level dielectric to provide inter level contacts between the wiring traces.[0003]Because of their effects on signal propagation delays, the materials and layout of these interconnect structure...

AI Technical Summary

Benefits of technology

[0024]For damaged ILD widths of approximately >30 nm, for which the likelihood of subsequent cap deposition filling the air-gap created after the selective etch is high, we propose a second embodiment of the present invention. The relevant air-width could range from about 30 nm and larger. However, the exact limits depend on the cap deposition method and would be obvious to those skilled in the art. In the second embodiment, the cap layer is deposited following CMP. Perforations are made in the cap layer either by using an optical mask or by using a random self-assembled scheme as outli

Problems solved by technology

Because of their effects on signal propagation delays, the materials and layout of these interconnect structures can substantially impact chip speed, and thus chip performance.

This is generally very difficult to achieve.

This is an undesirable structure since it could lead to high field concentrations around the curved parts and poor breakdown behavior of the interconnect, a significant drawback.

This makes their scheme very expensive and limits the performance due to their inability to extend the air-gap below the trench to obtained increased performance.

Finally, in their scheme, they use plasma based methods to remove the dielectric spacer to form the air-gap and they do this with the metal interconnect already present in the structure which could lead to a degradation of the conductive properties of the interconnect.

The other drawbacks mentioned above for U.S. Pat. No. 6,228,763 still remain, the chief of which is that this is based on a single damascene integration scheme which is prohibitively expensive, limited in performance, and not extendible readil

Images