Unlock instant, AI-driven research and patent intelligence for your innovation.

Metal Oxide Thin Film Semiconductor Device Monolithically Integrated With Dissimilar Device on the Same Wafer

Inactive Publication Date: 2018-09-06
GOVERNMENT OF THE UNITED STATES AS REPRESENTED BY THE SEC OF THE AIR FORCE
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The patent describes a method of making a monolithically integrated circuit on a semiconducting wafer. The method involves forming a metal oxide thin film semiconductor device and a dissimilar semiconductor device on different regions of the wafer. The metal oxide thin film semiconductor device is embedded in the semiconducting wafer and includes a metal oxide thin film semiconductor device gate. The dissimilar semiconductor device is a compound semiconductor transistor and includes a dissimilar semiconductor device gate and a dissimilar semiconductor device passivation layer. The method also includes forming electrically conducting interconnects between the metal oxide thin film semiconductor device and the dissimilar semiconductor device. The method can be carried out in a front end of line process or a back end of line process. The technical effects of this patent include improved performance and reliability of the integrated circuit and more efficient use of space on the semiconducting wafer.

Problems solved by technology

Regardless of whether these separately manufactured devices are packaged and then connected on a circuit board or connected more intimately as unpackaged dies, compromises in size, manufacturing complexity, and performance are made as compared to conventional IC technology where the devices are formed together in a single monolithically integrated circuit.
Although monolithic integration devices composed of dissimilar semiconductor material would expand circuit design flexibility and functionality while minimizing said compromises, thermodynamic constraints have prevented the simultaneous manufacture of devices formed from dissimilar semiconductor materials.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Metal Oxide Thin Film Semiconductor Device Monolithically Integrated With Dissimilar Device on the Same Wafer
  • Metal Oxide Thin Film Semiconductor Device Monolithically Integrated With Dissimilar Device on the Same Wafer
  • Metal Oxide Thin Film Semiconductor Device Monolithically Integrated With Dissimilar Device on the Same Wafer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022]Referring to the exemplary embodiment of FIG. 1, the present disclosure provides a monolithically integrated circuit 100 having a metal oxide thin film semiconductor device 102 and a dissimilar semiconductor device 103 monolithically integrated on the same semiconducting wafer 101. For purposes of the present disclosure, a “monolithically integrated circuit” refers to a circuit comprising at least two devices that are fabricated together onto a common wafer 101. In contrast, a “heterogeneously integrated circuit” would be a circuit where two devices are independently fabricated and then one of the devices is transferred onto the wafer of the first device or both devices are transferred to a common wafer. As shown, according to the monolithically integrated circuit 100 of the present disclosure, the metal oxide thin film semiconductor device 102 is preferably disposed adjacent a first region 104 of the wafer 101 while the dissimilar device 103 is preferably disposed adjacent a ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A monolithically integrated circuit comprising a semiconducting wafer, a metal oxide thin film semiconductor device disposed adjacent a first region of the semiconducting wafer, and a dissimilar semiconductor device disposed adjacent a second region of the semiconducting wafer and fabrication methods thereof.

Description

CROSS REFERENCE TO RELATED APPLICATION[0001]This application claims priority to co-pending U.S. Provisional Application Ser. No. 62 / 465,375 filed Mar. 1, 2017, entitled “Method of Monolithic Thin-Film Transistor Integration with Compound Semiconductors,” the entire contents of which is incorporated herein by reference.GOVERNMENT INTEREST[0002]The invention described herein may be manufactured and used by or for the Government of the United States for all governmental purposes without the payment of any royalty.FIELD OF THE INVENTION[0003]The present disclosure relates generally to integrated circuits. More particularly, the present disclosure relates to monolithic integration of metal oxide thin film semiconducting devices, such as metal oxide thin film transistors (MOTFTs), and dissimilar semiconductor devices, such as compound semiconductor transistors, on a single wafer and associated methods of fabrication of such monolithically integrated circuits.BACKGROUND OF THE INVENTION[00...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L27/12H01L29/786H01L23/528H01L29/06H01L29/20H01L29/66H01L29/778H01L29/205H01L29/24H01L21/8252H01L27/06
CPCH01L27/1207H01L29/7869H01L23/528H01L29/0649H01L29/2003H01L29/66969H01L29/7787H01L29/205H01L29/24H01L21/8252H01L27/0605H01L29/66462H01L21/8258H01L27/085H01L29/7786H01L27/1225H01L27/1251H01L27/1259H01L29/4908H10K10/46H10K59/123
Inventor SCHUETTE, MICHAEL L.JESSEN, GREGG H.LEEDY, KEVIN D.FITCH, ROBERT C.GREEN, ANDREW J.
Owner GOVERNMENT OF THE UNITED STATES AS REPRESENTED BY THE SEC OF THE AIR FORCE