88 results about "High speed serial link" patented technology

A system for selectively forming high-speed serial connections between various components of a network device that includes a multiplexing switch coupled a GE slot and to the high speed serial interfaces of a PHY and at least two network devices. The switch can be programmed to connect the serial interfaces of the two network modules to provide a high-speed, low-latency serial link between the two network modules. Alternatively, the serial interface of a network module can be connected to the GE slot to provide a high-speed, low-latency serial link between the network module and the GE slot.

A built-in, at-speed BERT is provided that may be part of high-speed serial interface circuitry implemented on an integrated circuit. The built-in, at-speed BERT takes advantage of an existing clock data recovery (CDR) dual-loop architecture and built-in self test (BIST) circuitry. The built-in, at-speed BERT provides a low-cost solution for production testing of high-speed serial links, facilitating jitter analysis and evaluation of pre-emphasis and equalization performance. This further allows adaptation of pre-emphasis and equalization.

A system and method for transmitting and receiving through a high speed serial link with power up and power down capability. The exemplary embodiments of this invention involves a method of power up and power down the high-speed serial link without using high voltage swing control and signaling. Both the transmitter and the receiver wake up only during pre-defined burst cycles. During each burst cycle, data will be transmitted and received in burst mode. Outside each burst cycle, the transmitter and receiver will be powered off or partially powered off. Various phase-locked loop based circuit ensure the transmitter and the receiver can be locked in frequency and phase quickly at the time of power-up. The duration of the burst cycle and the interval between two adjacent burst cycles can be either fixed or changed by upper level protocol.

Provided are a data recovery apparatus and method for recovering (parallel) data from serial data received via a high-speed serial link with a reduced data recovery error rate. The data recovery apparatus includes a clock signal generating circuit and a data recovery circuit. The clock signal generating circuit generates at least two clock signal groups including first and second clock signal groups with different phases for alternate use in the data recovery circuit. The data recovery circuit recovers the data from the serial data by oversampling the serial data using one of the at least two clock signal groups selected based on the number of rising edges of sampling clock signals of the selected clock signal group being within an eye open region of the serial data.

In a high-speed serial link, an eye finder diagnostic circuit has improved performance by being on-chip with the existing capture latch(es) of a receive equalizer. The eye finder circuit employs an additional capture latch with its input tied to the same input node as the existing capture latch(es) of a receive equalizer. The additional capture latch has a clock input and reference voltage input. The clock input is adjusted through a phase interpolator (or variable delay line) while the reference voltage input is adjusted by a voltage generator. A digital post processing circuit then compares the output of the additional capture latch with the output of the other existing capture latch(es), in order to determine the receive eye opening. The horizontal eye opening is measured by changing the phase of the additional capture latch through the phase interpolator, while the vertical eye opening is measured by changing the reference voltage of the voltage generator of the additional capture latch. The eye finder circuit, being on-chip and in-line with existing capture latch(es), employs a minimum of power, minimum of area, and minimizes the extra loading to the existing equalizer output.

A testing circuit for testing a series of at least three alternating transmitter and receiver links. The testing circuit including a built-in-self-test (BIST.) macro for generating test data and transmitting the test data to a first link of the series of transmitter and receiver links, and for receiving processed test data from a last link of the series of transmitter receiver links; and at least one test transmission line for transmitting test data received by a link of the series of transmitter and receiver links to a next link of the series of transmitter and receiver links, wherein the at least one test transmission line connects the at least three transmitter and receiver links. A method for testing a series of links having at least three alternating transmitter and receiver links of a plurality of transmitter and receiver links in a SerDes core including generating at least one test data signal; transmitting the at least one test data signal sequentially through the transmitter and receiver links of the series of links; receiving the at least one test data signal from a last link of the series of transmitter and receiver links; and checking the at least one test data signal received.

A system for clock and data recovery (“CDR”) includes a clock generator, a half-rate phase detector for receiving the input data, an encoder, a phase selector outputting recovered clock, a confidence counter, and a multiplexer outputting recovered data. The clock generator generates an 8-phase clock signal at half a rate of the transmitted serial data. The phase detector samples input data at four times the standard sampling rate, takes the oversampled data and detects phase transitions therein, i.e., phase lead and lag. The encoder encodes the phase transition data. The confidence counter receives the phase transition data and generates a signal representing the accumulated net effect of the phase transitions. The phase selector receives the confidence counter signal and the 8-phase clock from the clock generator, and determines the optimum phase for data sampling.

An implantable medical device (IMD) with internal processor is configured for diagnostic emulation using an external processor coupled to the internal processor through a high speed serial link. The native external processor parallel data and address bus content can be converted to a serial communications stream, sent into the device, converted back to parallel address and data bus formats, and used to drive the device in place of the internal processor. The serial communication allows use of a small number of contact pads, conductors, or feed-throughs, depending on the device. Some devices allow serialized communication through the feed-through typically used for electrical stimulation. The devices can be used to enhance diagnostic testing with capabilities such as faster testing and more realistic testing. The IMD can be a wide variety of implantable devices such as neuro stimulators, pace makers, defibrillators, drug delivery pumps, diagnostic recorders, cochlear implants, and the like. The device can have a bus switch, which when activated, decouples the internal processor, and couples address and data buses containing information and commands provided by the external emulator through the serial communication channel.

An integrated circuit is provided having a plurality of data transmitters, including a plurality of default data transmitters for transmitting data from a plurality of data sources and at least one redundancy data transmitter. A plurality of connection elements are provided having a first, low impedance connecting state and having a second, high impedance, disconnecting state. The connection elements are operable to disconnect a failing data transmitter from a corresponding output signal line and to connect the redundancy data transmitter to that output signal line in place of the failing data transmitter. In one preferred form, the connection elements include a fuse and an antifuse. In another form, the connection elements include micro-electromechanical (MEM) switches. The connecting elements preferably present the low impedance connecting state at frequencies which include signal switching frequencies above about 500 MHz.

A high-speed serial linking device with de-emphasis function for receiving a parallel data and accordingly outputting a de-emphasized transmission differential pair. The high-speed serial linking device includes a parallel-to-serial unit, a pre-driver, and an output driver. The parallel-to-serial unit is used to receive a parallel data and further serializes the parallel data into a serial data and a delayed serial data. The pre-driver outputs a data differential pair according to the serial data and outputs a delayed-and-inverted differential pair according to the delayed serial data. The output driver unit is used to receive the data differential pair and the delayed-and-inverted differential pair to accordingly output a de-emphasized transmission differential pair.

A converter apparatus and method are provided that transforms an external low speed industry standard interface into an on-chip high speed serial link (HSSL). The converter of the present invention is preferably placed in close vicinity of the external interface. The HSSL operates at the system clock speed and, as a result, the HSSL interface signals can be readily treated like any other timed signal facilitating the physical design process. Because synchronization is performed once in the converter near the external interface and the signals along the HSSL of the present invention may be treated like any other timed signal, the need for interface units in each processing element of the chip to perform synchronization is eliminated. Thus, the complexity and silicon area used by the present invention is reduced. The converter enables the maximum speed for the serial interface, which is crucial in power-on-reset, manufacturing testing, and chip debugging.

A method and system for repairing high speed serial links is provided. The system includes a first electronic components, connected to at least a second electronic component via at least one link. At least one of the first or second electronic components has a link controller. The link controller is configured to repair serial links by detecting a link error and mapping out individual lanes of a link where the link error is detected. The link controller resumes operation, i.e., transmission of data and continues to monitor the lanes for errors. If and when additional link errors occur, the link controller identifies the lanes in which the link error occurs and deactivates those lanes. The deactivated lane(s) can not be used in further transmissions which, in turn, reduces the occurrence of intermittent link errors.

In the context of high-speed serial links, data-dependent jitter compensation techniques performed using phase pre-distortion. Broadly contemplated is an expansion of the notion of pre-emphasis beyond conventional amplitude compensation of ISI, whereby phase pre-emphasis for compensating data-dependent jitter (DDJ) is introduced. DDJ can be addressed by exploiting the relationship between the data sequence and the timing deviation. Phase pre-emphasis improves the signal integrity with little additional power consumption in the transmitter and with no cross-talk penalty.

The invention discloses a data transmission device and a data transmission method with a self-adapting link. At a sending end, high-speed data to be sent is divided into data units according to a fixed length, cycle count is carried out on the data units, count values of the data units are taken as frame headers which constitute data frames with the current data units, and each data frame selects an appropriate high-speed serial link for transmission; at a receiving end, after each high-speed serial link completes data serial-parallel conversion by a respective deserializer, a de-framer is used for de-framing the data frames, the data units are written into a data FIFO (First In First Out) of the corresponding link, the frame headers are written into a frame header FIFO of the corresponding link, a receiving logic judges the frame header FIFO value of each high-speed serial link at regular time, an appropriate data FIFO is selected according to the cycle increasing sequence of the count values, one corresponding data unit is read, and data combination is thus realized. The connecting mode of the serial link is flexible, and the physical line length is not constrained.

The invention discloses a method and a system for testing a system-on-chip chip. The method comprises the following steps: diagnosing and calibrating a first adapter and a second adapter which are connected based on a high-speed serial link; after the diagnosis and calibration are completed, obtaining test excitation vectors and expected vectors of to-be-tested system-on-chip chips one by one through the first adapter, compressing and packaging the test excitation vectors based on the high-speed serial link, and transmitting the compressed and packaged test excitation vectors to the second adapter to obtain a test excitation vector of a certain to-be-tested system-on-chip chip; and verifying the obtained test excitation vector, and if the vector passes verification, correspondingly transmitting the test excitation vector to the input pin of the corresponding to-be-tested system-on-chip chip so as to complete the test. According to the method, a traditional test cable is replaced by a high-speed serial transmission medium, a test excitation vector is serialized and then compressed and added to a verification mechanism, so that mapping from the test excitation vector to an input pinof a to-be-tested system-on-chip chip is completely programmable, and the accuracy of a test result is guaranteed.

A communication device may be operable to determine, in an optical module, a signal quality associated with each of one or more host transmitter filters in a host circuit. The signal quality may be communicated from the optical module to the host circuit via a management interface. The communication device may control, in the host circuit, configuration of each of the host transmitter filters based on the signal quality. The communication device may be operable to determine, in the host circuit, a signal quality associated with each of one or more module transmitter filters in the optical module. The signal quality associated with each of the module transmitter filters may be communicated from the host circuit to the optical module via the management interface. The communication device may control, in the optical module, configuration of each of the module transmitter filters based on the signal quality.

Adaptive equalizer circuitry including both a continuous time equalizer (CTE) and a discrete time equalizer (DTE) and a method of jointly adapting the CTE and DTE in lane adaptation. Jointly adaptation of the CTE and DTE is performed by adapting the DTE at each of a plurality of filter characteristic settings of the CTE and determining a figure of merit for signals filtered by the CTE and DTE at that condition. Adaptation of the DTE may be performed by dynamically adjusting a convergence coefficient based on a history of error gradients. After a figure of merit is determined for each of the plurality of CTE filter characteristics, a CTE filter characteristic setting is then selected based on those figure of merit values, for example at a CTE setting near a midpoint of an acceptable region of figure of merit values.