Static zero-consumption power-on resetting circuit

A reset circuit and electric reset technology, which is applied in the field of CMOS static zero-power power-on reset circuit and low-power SoC chip, can solve the problems of outstanding power consumption, current consumption, and increased power consumption of the circuit system to achieve chip occupation Small area, low static power consumption, simple and novel structure
CN101394171AInactive Publication Date: 2009-03-25HUAZHONG UNIV OF SCI & TECH
0 Cites 39 Cited by

Patent Information

Authority / Receiving Office
CN ยท China
Current Assignee / Owner
HUAZHONG UNIV OF SCI & TECH
Publication Date
2009-03-25
Estimated Expiration
Not applicable ยท inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a static zero-consumption power-on reset circuit which comprises a voltage detecting circuit, an impulse latch circuit, an output buffer circuit, and a zero clearing reset circuit. Wherein one input end of the voltage detecting circuit is connected to a power supply, the other end thereof is connected to an enable control output end of the output buffer circuit; an output end of the voltage detecting circuit is connected to an input end of the impulse latch circuit; an output end of the impulse latch circuit is connected to an input end of the output buffer circuit; an enable control output end of the voltage detecting circuit and an input end of the zero clearing reset circuit are respectively connected with an output end of the output buffer circuit; and an input end of zero clearing reset circuit receives an external zero clearing reset signal, and an output end thereof outputs an electrifying reset signal. The invention has a simple and novel structure, needs no external RC element, the occupied area of a chip is small, static consumption is nearly zero, and the invention can be applied to the SoC chip with low consumption.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the field of integrated power management circuits, in particular to a CMOS static zero-power-consumption power-on reset circuit, which is especially suitable for application in low-power SoC chips. Background technique

[0002] Power-On Reset (POR, Power-On Reset) circuits have been widely integrated into SoC chips. In the early stage of power-on of a circuit system, the power supply voltage has not yet reached the expected stable state, and the circuit node voltage and logic state are unstable, which may cause system error operation. In order to make the system work from a predetermined initial state, it is necessary to use the power-on reset circuit to generate a POR signal at the initial stage of power-on to initialize the system.

[0003] figure 1 (a) discloses an existing power-on reset circuit, which includes a PMOS transistor M1 and a capacitor C1. The source of the PMOS transistor M1 is connected to the external powe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More