Gallium arsenide monolithic integrated numerical-control real time delay circuit
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A monolithic integration, integrated circuit technology, applied in delay lines, circuits, electrical components, etc., can solve the problem that fiber optic delay devices or microwave hybrid circuits cannot meet the requirements of batch engineering, increase circuit complexity, delay accuracy, problems such as the influence of electrical performance, to achieve the effect of good electrical performance consistency, simplifying complexity, and reducing volume
Active Publication Date: 2009-09-09
河北新华北集成电路有限公司
View PDF0 Cites 8 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
[0003] With the requirements of miniaturization and batching of electronic transceiver systems, the optical fiber delayer or microwave hybrid circuit used in the system cannot meet the requirements of batch engineering
At the same time, the current delay line circuit makes the delayed sig
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Example Embodiment
[0017] The present invention will be described in further detail below in conjunction with the accompanying drawings:
[0018] The present invention adopts integrated circuit manufacturing process, the basic delay bit circuit element is fabricated on the substrate (substrate) by a thin film process, multiple basic delay bit circuits with different delay times are integrated in the same chip, and all basic delay time Bit circuits are connected in series, and each basic delay bit circuit includes a single-pole double-throw switch module, a delay module, and an amplitude adjustment module. The structure diagram is as follows figure 2 As shown, the common terminal of the single-pole double-throw switch module is connected to the input signal, the other two ports are respectively connected to the input terminals of the delay module and the amplitude adjustment module, and the output terminals of the delay module and the amplitude adjustment module are respectively connected to another...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
PUM
Login to view more
Abstract
The invention discloses a gallium arsenide monolithic integrated numerical-control real time delay circuit which consists of different basic delay potentials and is characterized in that more than two different basic delay potentials are integrated on the same chip by adopting the integrated circuit technology and the basic delay potentials are connected in series, wherein, each basic delay potential comprises single-pole double-throw switch modules, a delay module and an amplitude adjustment module; the common terminal of one single-pole double-throw switch module is connected with the input signals, and the other two terminals thereof are connected with the input terminals of the delay module and the amplitude adjustment module respectively; and the common terminal of the other single-pole double-throw switch module is the signal output terminal, and the output terminals of the delay module and the amplitude adjustment module are connected with the other two ends thereof. The invention can improve the delay precision, so that better consistency of electrical properties is ensured and the invention is least controlled and affected by the technology; meanwhile, the invention increases the signal amplitude adjustment circuit, compensates for the amplitude fluctuation of the delay branch, fulfils the functions of a plurality of circuits in the transceiver system and reduces the complexity of the system.
Description
technical field [0001] The present invention relates to a method of selecting and controlling the transmission time of the modern advanced electronic transceiver system to realize the simultaneous arrival of multi-channel microwave signals at the signal processing center unit, so as to accurately realize the radio frequency beam pointing and tracking of the electronic transceiver system, especially a A gallium arsenide monolithically integrated digitally controlled real-time delay line circuit. Background technique [0002] Real-time delay line circuits are widely used as a component in microwave transceiver systems, such as figure 1 As shown, it is a structural block diagram of a simplified electronic transceiver system. The electronic transceiver system 200 includes 12 antenna units 211, 212, 213, 214, 215, 216, 217, 218, 219, 21A, 21B and 21C, and 221, 222, 223, 224, 225, 226, 227, 228, 229, 22A, 22B and 22C are 12 phase shifter units in total, and each antenna unit is c...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to view more 
Login to view more