Control method of chamber environment
A control method and chamber technology, which are applied in semiconductor/solid-state device manufacturing, gaseous chemical plating, coating, etc., can solve problems affecting production efficiency, increase production cost, increase warm-up wafers, etc., to improve production efficiency, Guaranteed stability and economical use
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0045] figure 1 It is a schematic diagram of the plasma etching machine used in this embodiment, such as figure 1As shown, when a semiconductor wafer (such as a silicon wafer 102) is subjected to a plasma etching process, the silicon wafer 102 is introduced into the process chamber 101 and placed on the electrostatic chuck 103. After the wafer 102 is adsorbed and fixed, the process gas is introduced into the process chamber 101 through the nozzle 104 , and RF power is applied to the process gas to generate plasma 105 , so as to realize the etching of the silicon wafer 102 .
[0046] In this embodiment, the above-mentioned plasma etching machine is used to process multiple wafers, and the process stability between each wafer is guaranteed through the control method of the chamber environment, so as to prevent process drift, resulting in etched morphology, Etching selectivity, etch or deposition rate and uniformity deviate. figure 2 It is a flow chart of the method for contro...
Embodiment 2
[0061] The plasma processing machine in this embodiment is the same as that in Embodiment 1, and will not be repeated here. image 3 It is a flow chart of the method for controlling the chamber environment described in this embodiment. As shown in the figure, the control method includes the following steps:
[0062] Step S21: Before performing the plasma processing process on the wafer, the chamber 101 (see figure 1 ) to carry out plasma cleaning to remove the attachments in the chamber (for the wafers after the first wafer, the attachments also include the passivation layer of the previous deposition);
[0063] Step S22: Next, deposit a passivation layer in-situ in the cleaned chamber 101 .
[0064] The wafer is then subjected to a plasma processing process. The plasma processing process can be etching or deposition.
[0065] Wherein the passivation layer is an anti-fluorine plasma material. The passivation layer includes one or a combination of at least two of silicon o...
Embodiment 3
[0071] Figure 5 It is a flow chart of the method for controlling the chamber environment described in this embodiment. As shown in the figure, the control method includes the following steps:
[0072] Step S31: performing plasma process machine maintenance (process maintenance, PM);
[0073] Step S32: Perform plasma cleaning on the chamber to remove impurities during machine maintenance;
[0074] Step S33: In-situ depositing a passivation layer in the cleaned chamber.
[0075] The passivation layer is an anti-fluorine plasma material. The passivation layer includes one or a combination of at least two of silicon oxide, aluminum oxide, yttrium oxide, silicon nitride, titanium nitride and silicon oxynitride. The passivation layer described in this embodiment is, for example, a silicon oxide layer (SiO2), and the deposition method is, for example, prepared by decomposing TEOS in a plasma state or by reacting SiH4 with O2 or O3. The thickness of the silicon oxide layer is Ca...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 