Unlock instant, AI-driven research and patent intelligence for your innovation.

Capacitor, semiconductor device, method for manufacturing the capacitor, and method for manufacturing the semiconductor device

A manufacturing method and capacitor technology, applied in the field of capacitors, can solve the problems that microfabrication technology is difficult to fully cope with

Inactive Publication Date: 2010-12-15
TOKYO ELECTRON LTD
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] On the other hand, when the capacitor is three-dimensional in this way, it may be difficult to sufficiently cope with the further miniaturization required in the future in terms of microfabrication technology, so active attempts are being made to form a dielectric film layer with a dielectric material having a high dielectric constant ε.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Capacitor, semiconductor device, method for manufacturing the capacitor, and method for manufacturing the semiconductor device
  • Capacitor, semiconductor device, method for manufacturing the capacitor, and method for manufacturing the semiconductor device
  • Capacitor, semiconductor device, method for manufacturing the capacitor, and method for manufacturing the semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

no. 1 approach

[0069] Figure 8 is a schematic sectional view showing the capacitor according to the first embodiment of the present invention. As shown in the figure, the capacitor 80 according to the first embodiment includes: a silicon substrate 81, an insulating layer 82 formed on the substrate 81, a lower electrode layer 83 formed on the insulating layer 82, and a lower electrode layer 83 formed on the lower electrode layer 83. The dielectric layer 84 on the upper surface, the upper electrode layer 85 formed on the dielectric layer 84, the leakage prevention layer 86 covering the side wall of the above-mentioned laminated structure, the insulating part covering a part of the upper surface of the upper electrode layer 85 and the leakage prevention layer 86 87 , and the extraction electrode 88 buried in the connection hole 87 a formed on the insulating portion 87 .

[0070] In this embodiment, insulating layer 82 is a silicon oxide film formed by thermally oxidizing the surface of silico...

no. 2 approach

[0109] Next, a capacitor according to a second embodiment of the present invention will be described.

[0110] Figure 12 is a schematic cross-sectional view showing a capacitor according to the second embodiment. and Figure 8 It can be seen from the comparison that the capacitor 90 according to the second embodiment differs from the capacitor 80 in that it does not have layers corresponding to the first dielectric layer 84a and the third dielectric layer 84c of the capacitor 80 according to the first embodiment, and is otherwise the same as Capacitor 80 is the same. In other words, in the capacitor 90 according to the second embodiment, the dielectric layer 84 has only the second dielectric layer 84b formed of an amorphous dielectric material.

[0111] Capacitor 90 having such a structure can be manufactured by not performing deposition of SiN film 840a using a sputtering device in the above-mentioned "dielectric film forming process", but depositing SiN film 840a on SiN ...

no. 3 approach

[0114] Next, a capacitor according to a third embodiment of the present invention will be described.

[0115] Figure 13 is a schematic sectional view showing a capacitor according to the third embodiment. and Figure 8 It can be seen from the comparison that the capacitor 91 according to the third embodiment differs from the capacitor 80 in that it does not have layers corresponding to the second electrode layer 83b and the third electrode layer 85a of the capacitor 80 according to the first embodiment, and is otherwise the same as the capacitor 80 according to the first embodiment. Capacitor 80 is the same. In other words, in the capacitor 91 according to the third embodiment, the lower electrode layer 83 has only the first electrode layer 83a formed of a crystalline conductive material, and the upper electrode layer 85 has only the fourth electrode formed of a crystalline conductive material. Layer 85b.

[0116] The capacitor 91 having such a structure can be manufactur...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Deposition thicknessaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to View More

Abstract

Disclosed is a capacitor comprising two electrode layers, a crystalline dielectric material layer arranged between the two electrode layers, and an amorphous material layer interposed at least between one of the two electrode layers and the crystalline dielectric material layer.

Description

technical field [0001] The present invention relates to a capacitor, a semiconductor device, and a method for manufacturing the same, and more particularly, to a capacitor having both high capacity and low leakage current, a semiconductor device including the capacitor, and a method for manufacturing the capacitor. Background technique [0002] In recent years, with the miniaturization of semiconductor memory elements, the allowable area of ​​capacitors has been decreasing. Generally, the capacitance (C) of a capacitor can be expressed by the following formula (1), and a reduction in area will result in a reduction in capacity. [0003] C ∝ε·S / t…Formula (1) [0004] Among them, ε: dielectric constant, S: area, t: dielectric layer thickness. [0005] Capacitors of dynamic random access memory (DRAM) require a capacitance of at least 25fF (femtofarads) from the viewpoint of stable operation. In order to maintain such a capacitance, we have developed Figure 1A The trench cap...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/822H01L27/04H01L27/108H01L21/8242
CPCH01L27/10852H01L27/0629H01L28/75H10B12/033
Inventor 有门经敏
Owner TOKYO ELECTRON LTD