Multi-ring-arranged double-integrated circuit (IC) chip packaging piece and production method thereof

A technology of chip package and production method, which is applied in the field of multi-circle arrangement carrierless dual-IC chip package, can solve the problems of unsatisfactory ultra-thin packaging products, high density, multi-I/O packaging, etc., and achieve improvement Test yield and reliability, reduce impact, and improve heat dissipation
CN102222657AActive Publication Date: 2011-10-19TIANSHUI HUATIAN TECH +1

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
TIANSHUI HUATIAN TECH
Publication Date
2011-10-19

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a multi-ring-arranged double-integrated circuit (IC) chip packaging piece and a production method thereof. The multi-ring-arranged double-IC chip packaging piece comprises a multi-ring quad flat no (QFN) lead frame with a carrier, an internal pin, IC chips and a plastic package body. The production method comprises the following steps of: thinning; scribing; adding the chips primarily; performing pressure welding; inversely adding the chips secondarily; filling the bottom and solidifying; performing plastic packaging and post solidifying; printing; separating pins; electroplating; separating products; testing the products; packing; and warehousing. Compared with a single-row lead frame with the same area as the multi-ring QFN lead frame, the multi-ring QFN lead frame increases the pins by over 40 percent, so that the requirements of high density and multiple input / output (I / O) packages are met; the chips are inversely added, so that the packaging piece has a small number of short welding lines, a short heat conduction distance and high radiation capacity; through the inverse addition of the chips, the capacitance and the inductance between protruding points and the pins are far lower than those of the welding lines between a chip welding disc and the pins, so that the influence on high frequency application is reduced; and the thickness of a QFN can be reduced to be below 0.5mm, so that the intersection and the open circuit of the welding lines are avoided and testing qualified rate and testing reliability are improved.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of electronic information automation components manufacturing, in particular to four-sided flat leadless IC chip packaging, specifically a multi-circle arrangement carrierless dual IC chip package, and the invention also includes a production method for the package . Background technique

[0002] In recent years, with the rapid development of portable electronic components in the field of mobile communications and mobile computers, small packaging and high-density assembly technology has been greatly developed; at the same time, a series of strict requirements have been put forward for small packaging technology, such as requirements The package dimensions should be kept as small as possible, especially if the package height is less than 1 mm. The connection reliability after packaging is improved as much as possible, suitable for lead-free soldering (protecting the environment) and effectively reducing cos...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More