Method for manufacturing silicon-on-insulator silicon slice and floating body dynamic random access memory unit

A technology of silicon-on-insulator and manufacturing method, which is applied in the field of manufacturing silicon-on-insulator silicon wafers, and can solve problems such as performance degradation and electron leakage
CN102969268BActive Publication Date: 2015-06-24SHANGHAI HUALI MICROELECTRONICS CORP

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
SHANGHAI HUALI MICROELECTRONICS CORP
Publication Date
2015-06-24

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides a method for manufacturing a silicon-on-insulator silicon slice. The method includes the following steps that a silicon dioxide thin film and a substrate are formed in a first silicon slice; the first silicon slice is subjected to nitric oxide annealing process to form numerous dangling bonds at an interface position between the silicon dioxide thin film and the substrate; the first silicon slice is subjected to hydrogen ion implantation, a buried layer rich in hydrogen ions is formed in the substrate; a second silicon slice is bonded on the silicon dioxide thin film of the first silicon slice; and bonded silicon slices are subjected to thermal treatment, and the first silicon slice is stripped from the position of the buried layer rich in hydrogen ions to form the silicon-on-insulator silicon slice. By means of the technical scheme, a method for manufacturing a floating body effect memory unit on the silicon-on-insulator silicon slice and capable of improving the data retention performance is provided, interface dangling bonds between the silicon dioxide thin film and the substrate can be increased, thereby electrons can be effectively trapped, and the data retention performance of the floating body effect memory unit in a p-channel metal oxide semiconductor (PMOS) structure is improved.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to a semiconductor fabrication technology, in particular to a fabrication method of a silicon-on-insulator silicon wafer, so as to improve the data retention time of a floating body dynamic random access memory unit. Background technique

[0002] With the rapid development of integrated circuit technology, the degree of integration and technology allow more memories to be integrated on-chip. The area proportion of embedded memory in system-on-chip (SoC, System on Chip) has increased year by year, from an average of 20% of the chip area in 1999 to 60-70% in 2007 and even 90% in 2014. It can be seen that, The pros and cons of embedded memory will have more and more influence on the chip. Among them, dynamic random access memory (DRAM, Dynamic Random Access Memory) in embedded memory has the advantages of high speed, low power consumption, high density, etc. With the development of embedded dynamic memory technology, large-capacity ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More