Etching first and then sealing three-dimensional system-on-chip flip-chip packaging structure and process method
A system-on-chip, flip-chip packaging technology, applied in the manufacturing of electrical components, electrical solid-state devices, semiconductor/solid-state devices, etc., can solve problems such as limiting the integration of packaging functions and being unable to embed chips.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0194] Embodiment 1, single-layer circuit single-chip flip-chip single-turn pin
[0195] see Figure 28 , is a structural schematic diagram of Embodiment 1 of the three-dimensional system-on-a-chip flip-chip packaging structure of the present invention, which includes a base island 1 and pins 2, and the front side of the base island 1 is formally mounted with a conductive or non-conductive adhesive material 3. There is a first chip 4, and a second chip 6 is flip-mounted on the backside of the base island 1 and the pin 2 through the underfill glue 5, and the front side of the first chip 4 and the front side of the pin 2 are connected by a metal wire 7. connection, a conductive pillar 8 is arranged on the front of the pin 2, the area around the base island 1, the area between the base island 1 and the pin 2, the area between the pin 2 and the pin 2, the base island 1 and the upper part of the pin 2, the base island 1 and the lower part of the pin 2, as well as the first chip 4,...
Embodiment 2
[0251] Embodiment 2, multi-turn single-chip flip chip + passive device + electrostatic discharge ring
[0252] see Figure 29 , is a structural schematic diagram of Embodiment 2 of the three-dimensional system-on-a-chip flip-chip packaging structure that is etched first and then sealed in the present invention. The difference between Embodiment 2 and Embodiment 1 is that the conductive pillar 8 has multiple turns, and the pin 2 The passive device 11 is bridged by a conductive adhesive substance between the pin 2, and an electrostatic discharge ring 14 is provided between the base island 1 and the pin 2, and the passive device 11 can be bridged to the pin 2 Between the back and the front of the pin 2, or between the back of the pin 2 and the back of the ESD ring 14, or between the back of the base island 1 and the back of the ESD ring 14.
Embodiment 3
[0253] Embodiment 3, single-turn multi-base island tiling multi-chip flip chip
[0254] see Figure 30 , is a structural schematic diagram of Embodiment 3 of the three-dimensional system-on-a-chip flip-chip package structure of the present invention, which is etched first and then sealed. The filler 5 is flip-chip mounted with a plurality of second chips 6 .
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com