Integrated circuit integrating U-shaped channel device and fin-shaped channel device and preparation method thereof

A channel device and integrated circuit technology, which is applied in semiconductor/solid-state device manufacturing, circuits, electrical components, etc., can solve the problems of semiconductor chip performance degradation, complicated process, and failure to work normally, and achieve low power consumption and large opening Current, performance-enhancing effects

Active Publication Date: 2014-07-30
FUDAN UNIV
View PDF3 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The traditional technology is to realize these two devices by adjusting the threshold voltage of the device, the process is complicated and difficult to control
[0003] While the size of semiconductor devices continues to shrink, the channel length of MOS transistors is also continuously shortened. When the channel length of MOS transistors becomes very short, the short channel effect will degrade the performance of semiconductor chips and even fail to work properly.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Integrated circuit integrating U-shaped channel device and fin-shaped channel device and preparation method thereof
  • Integrated circuit integrating U-shaped channel device and fin-shaped channel device and preparation method thereof
  • Integrated circuit integrating U-shaped channel device and fin-shaped channel device and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments. In the drawings, the thicknesses of layers and regions are exaggerated for convenience of illustration, and the shown sizes do not represent actual sizes. The referenced figures are schematic illustrations of idealized embodiments of the invention, and the illustrated embodiments of the invention should not be construed as limited to the particular shapes of regions shown in the figures but are to include resulting shapes, such as manufacturing-induced deviations. For example, the curves obtained by etching are usually curved or rounded, but in the embodiment of the present invention, they are all represented by rectangles. The representation in the figure is schematic, but this should not be considered as limiting the scope of the present invention. Meanwhile, in the following description, the term substrate used can be understood to i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention belongs to the technical field of semiconductor device manufacturing and particularly provides an integrated circuit integrating a U-shaped channel device and a fin-shaped channel device and a preparation method of the integrated circuit. A channel isolation structure with a doping well is formed in a semiconductor substrate; a polycrystalline silicon sacrificial gate electrode is formed on the doping well, and a source electrode and a drain electrode are formed on the two sides of the polycrystalline silicon sacrificial gate electrode respectively; the formed structure is covered, interlayer dielectrics are deposited, the polycrystalline silicon sacrificial gate electrode is exposed by means of polishing and then is etched, and the U-shaped channel device is formed in the semiconductor substrate by means of photoetching; a fin-shaped channel structure is formed in the semiconductor substrate by means of photoetching again, and then a gate dielectric layer and a gate electrode are formed, so that the fin-shaped channel device is formed. According to the method, the fin-shaped channel device can be integrated on a chip and serve as a high-performance device, and the U-shaped channel device can be integrated on the same chip and sever as a low-power-consumption device; as a result, a device with a big shape difference is obtained, a small turn-off current and a large turn-on current are obtained, and the performance of the chip is improved.

Description

technical field [0001] The invention belongs to the technical field of semiconductor device manufacturing, and in particular relates to an integrated circuit integrating U-shaped channel devices and fin-shaped channel devices and a preparation method thereof. Background technique [0002] In recent years, the technology of microelectronic devices with silicon integrated circuits as the core has developed rapidly. The development of integrated circuit chips basically follows Moore's law, that is, the integration level of semiconductor chips doubles every 18 months. With the increasing integration of semiconductor chips, it is often necessary to integrate high-performance devices and low-power devices on the chip at the same time, so as to improve the performance of the chip. The traditional technology is to realize these two devices by adjusting the threshold voltage of the device, and the process is complicated and difficult to control. [0003] While the size of semiconduc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/8234H01L21/8238
CPCH01L21/823412H01L21/823431H01L21/823807H01L21/823821
Inventor 王鹏飞周炜超
Owner FUDAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products