Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A method for detecting the quality of through-silicon vias

A quality inspection method and through-silicon via technology, applied in semiconductor/solid-state device testing/measurement, electrical components, circuits, etc., can solve problems such as difficult to find defects, scan speed limits the detection scale, and fails to automatically record defect-related data. , to achieve the effect of improving the yield rate

Active Publication Date: 2017-08-01
SEMICON MFG INT (SHANGHAI) CORP
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, traditional X-ray inspection also has the following disadvantages: First, the limitation of resolution makes it difficult to detect defects below 1um
Second, the scanning speed limits the scale of online inspection, especially it is difficult to achieve comprehensive inspection of the entire wafer
Third, the current level of technology development has not yet reached the ability to automatically record defect-related data
However, the defect inspection machine can only detect defects that affect the surface. When the voids (voids) inside the TSV cannot be fully detected under X-ray inspection and the resolution of X-ray inspection is insufficient, the defect inspection machine will also its helpless

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method for detecting the quality of through-silicon vias
  • A method for detecting the quality of through-silicon vias
  • A method for detecting the quality of through-silicon vias

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0069] Below, refer to Figure 1A-Figure 1F and image 3 The detailed steps of the TSV quality detection method proposed in Embodiment 1 of the present invention will be described below. in, Figure 1A-Figure 1F It shows a schematic cross-sectional view of the graphics formed in the relevant steps of a TSV quality detection method proposed in Embodiment 1 of the present invention; image 3 It is a flowchart of a TSV quality detection method proposed by the present invention.

[0070] The TSV quality detection method proposed in the embodiment of the present invention specifically includes the following steps:

[0071] Step a1: providing a semiconductor device 100 formed with a through-silicon via (TSV), the upper surface of the through-silicon via (TSV) is in the same plane as the upper surface of the semiconductor device, such as Figure 1A shown.

[0072] Exemplarily, the semiconductor device 100 includes TSVs 1001 and 1002 , and the TSV 1001 includes a cavity 10011 . T...

Embodiment 2

[0099] Below, refer to Figure 2A-Figure 2G and image 3 The detailed steps of the TSV quality detection method proposed in the second embodiment of the present invention will be described. in, Figure 2A-Figure 2G It shows a schematic cross-sectional view of the graphics formed in the relevant steps of a TSV quality detection method proposed in Embodiment 2 of the present invention; image 3 It is a flowchart of a TSV quality detection method proposed by the present invention.

[0100] The TSV quality detection method proposed in the embodiment of the present invention specifically includes the following steps:

[0101] Step b1: providing a semiconductor device 200 formed with a through-silicon via (TSV), the upper surface of the through-silicon via (TSV) is in the same plane as the upper surface of the semiconductor device, such as Figure 2A shown.

[0102] Exemplarily, the semiconductor device 200 includes TSVs 2001 and 2002 , and the TSV 2001 includes a cavity 20011 ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a silicon through hole quality detection method, and relates to the technical field of semiconductors. According to the silicon through hole quality detection method, a test structure is formed above silicon through holes of a semiconductor device, and heat treatment is performed on the semiconductor device so that cavities of the silicon through holes with the cavities in the internal part of the semiconductor device are expanded and then the surface of the test structure protrudes. Then the surface abnormal situation of the test structure is detected by utilizing a defect detection machine stand so that detection of the cavity defect in the internal parts of the silicon through holes is realized. The cavity defect in the internal parts of the silicon through holes can be timely and efficiently found, and defect data can be quantitatively and non-destructively given so that final product yield rate is enhanced, and defects in detection of X-ray and conventional defect detection machine stands can be compensated.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for detecting the quality of through-silicon vias. Background technique [0002] In the field of semiconductor technology, three-dimensional packaging is a packaging technology that can significantly reduce the volume and weight of electronic systems, increase system speed and yield, and reduce system power consumption. Three-dimensional packaging can eliminate faulty ICs during device assembly, so the yield and reliability of the final semiconductor device are much better than discrete device packaging. [0003] Through Silicon Via (TSV) is a technology developed based on three-dimensional packaging requirements. This technology can use TSV structure to stack bare chips or multi-chip modules (MCM) along the Z-axis, greatly reducing the packaging volume of the system. Small. Because this Z-plane technology greatly shortens the total interconnection length, the p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/66
CPCH01L22/12H01L22/30
Inventor 张武志
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products