Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fin field effect transistor and method of forming the same

A fin field effect and transistor technology, applied in semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problems of low saturation current and low mobility of PMOS transistors, and improve hole carrier mobility. , high mobility, and the effect of improving performance

Active Publication Date: 2018-09-07
SEMICON MFG INT (SHANGHAI) CORP
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] For P-type fin field effect transistors, because the carriers of P-type fin field effect transistors are holes, and the mobility of holes in silicon is low, resulting in low saturation current of PMOS transistors.
[0006] The performance of the P-type fin field effect transistor needs to be further improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] As mentioned in the background art, the performance of the P-type fin field effect transistor formed in the prior art needs to be further improved.

[0034] Studies have found that the migration rate of hole carriers in germanium or germanium-silicon materials in P-type fin field effect transistors is greater than that in silicon, and using germanium or germanium-silicon materials as fin materials can improve the performance of P-type fin field effect transistors. The hole mobility of the P-type fin field effect transistor, thereby improving the performance of the P-type fin field effect transistor. In one embodiment, a germanium layer or a silicon germanium layer may be formed by epitaxy on a substrate, and then the germanium layer or silicon germanium layer may be etched to serve as the channel region of the P-type fin field effect transistor. However, the yield of the single-crystal germanium layer formed by the epitaxial process is low and the cost is high, and ther...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a fin field effect transistor and a formation method thereof. The formation method of the fin field effect transistor comprises the steps of providing a semiconductor substrate; forming a first pin portion on the semiconductor substrate; forming an isolation material layer whose surface is flush with the top surface of the first fin portion on the semiconductor substrate; carrying out mobility enhancement ion implantation on the first fin portion, and forming an implantation region at the top end of the first fin portion; carrying out local recrystallization treatment on the implantation region, and enabling the implantation region to become a single crystal semiconductor layer containing implanted ions, wherein a hole mobility of the single crystal semiconductor layer is greater than the hole mobility of the first fin portion below the single crystal semiconductor layer; etching the isolation material layer, and forming an isolation layer whose surface is flush with the bottom surface of the single crystal semiconductor layer; and forming a first grid structure crossing the single crystal semiconductor layer. The method provided by the invention can improve the performance of the formed fin field effect transistor.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a fin field effect transistor and a forming method thereof. Background technique [0002] With the continuous development of semiconductor process technology, the process node is gradually reduced, and the gate-last (gate-last) process has been widely used to obtain an ideal threshold voltage and improve device performance. However, when the feature size of the device is further reduced, even if the gate-last process is adopted, the structure of the conventional MOS field effect transistor can no longer meet the requirements for device performance. Fin field effect transistor (Fin FET) is obtained as a multi-gate device. received widespread attention. [0003] The fin field effect transistor in the prior art generally uses silicon as the fin material, that is, the material of the channel region of the fin field effect transistor is silicon. [0004] Since the carriers in...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L21/265H01L29/78
Inventor 三重野文健
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products