Unlock instant, AI-driven research and patent intelligence for your innovation.

Formation method of semiconductor structure

A semiconductor and patterning technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of the third material layer 23 being easily collapsed, corroded, and the third material layer 23 peeling off

Active Publication Date: 2018-11-16
SEMICON MFG INT (SHANGHAI) CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the prior art, during the etching process, the etching rate of the second material layer 22 is greater than the etching rate of the first material layer 21, so it is easy to over-etch the second material layer 22 below the third material layer 23 , so that part of the third material layer 23 is suspended, causing the third material layer 23 to collapse easily
In the subsequent cleaning process, further corrosion will be caused to the second material layer 22 below the third material layer 23, so that problems such as peeling of the third material layer 23 will occur, which will affect the final MEMS oscillator. performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Formation method of semiconductor structure
  • Formation method of semiconductor structure
  • Formation method of semiconductor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] As mentioned in the background art, the semiconductor structure formed in the prior art is prone to problems such as collapse or peeling, which affects the performance of the final MEMS oscillator.

[0033] In order to make the above objects, features and advantages of the present invention more comprehensible, specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0034] Please refer to Figure 4 , providing a substrate 100, on which a first material layer 201 covering part of the substrate 100, a second material layer 202 covering at least part of the surface of the substrate 100 and the sidewall surface of the first material layer 201 are formed, located on the second The third material layer 203 is on the surface of the material layer 202 and is flush with the surface of the first material layer 201 .

[0035]The material of the substrate 100 includes semiconductor materials such as silicon, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a semiconductor structure forming method, and the method comprises the steps: forming a substrate, and forming a first material layer, a second material layer and a third material layer on the substrate, wherein the second material layer covers at least a part of the surface of the substrate and the surface of a side wall of the first material layer, and the third material layer is aligned with the surface of the first material layer; forming a mask layer with a first opening which is exposed out of the surface of the first material layer and a part, covering the side wall of the first material layer, of the surface of the second material layer; etching the first and second material layers at certain thickness along the first opening, wherein the etching rate of the second material layer is greater than the etching rate of the first material layer; etching the mask layer, and forming a second opening, wherein the second opening enables the remaining part of the first material layer and the part, located on the surface of the side wall of the first material layer, of the second material layer to be completely exposed; carrying out the etching of the remaining parts of the first and second material layers along the second opening till the surface of the substrate, and forming a groove, wherein the side walls, located at two sides of the groove, of the third and second material layers are aligned with each other. The method can improve the performance of a formed semiconductor structure.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for forming a semiconductor structure. Background technique [0002] Micro-Electro-Mechanical System (MEMS, Micro-Electro-Mechanical System) is an advanced manufacturing technology platform. It is developed on the basis of semiconductor manufacturing technology. MEMS technology uses a series of existing technologies and materials such as lithography, corrosion, and thin film in semiconductor technology. With the continuous development of semiconductor technology, micro-electromechanical systems have also developed rapidly. [0003] Due to its high integration and stable performance, MEMS oscillators have been widely developed and applied. [0004] In the process of forming a MEMS oscillator, it is formed as figure 1 The semiconductor structure described. [0005] Please refer to figure 1 , the semiconductor structure includes: a substrate 10, a first material...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/311
Inventor 阮炯明张冬平
Owner SEMICON MFG INT (SHANGHAI) CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More