Carbon nanotube bundle field effect transistor array and manufacturing method thereof
A technology of field-effect transistors and carbon nanotube bundles, which is applied in the direction of transistors, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve the problem that carbon nanotube field-effect transistors cannot be used in high-power devices, etc., to reduce production costs and process steps Simple, high operating voltage and effect of operating current
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0058] The present invention provides a carbon nanotube bundle field effect transistor array, please refer to figure 1 , is shown as a structural schematic diagram of the carbon nanotube bundle field effect transistor array, including:
[0059] source material layer 103;
[0060] a drain material layer 109 formed above the source material layer 103;
[0061] The carbon nanotube bundle array is connected between the source material layer 103 and the drain material layer 109; the carbon nanotube bundle array includes several discrete carbon nanotube bundle units 105, wherein the carbon nanotube bundle unit The first axial end of 105 is connected to the source material layer 103, and the second axial end of the carbon nanotube bundle unit 105 is connected to the drain material layer 109;
[0062] A grid structure is formed between each carbon nanotube bundle unit 105 in the carbon nanotube bundle array, and the grid structure is isolated from the source material layer 103 by a ...
Embodiment 2
[0073] The present invention also provides a method for manufacturing a carbon nanotube bundle field effect transistor array, comprising the following steps:
[0074] See first figure 2 , performing step S1: providing a substrate 101, and sequentially forming a third insulating layer 102, a source material layer 103, and a first insulating layer 104 on the substrate 101.
[0075] Specifically, the base 101 includes, but is not limited to, conventional semiconductor substrate materials such as Si and Ge. The third insulating layer 102 is made of silicon oxide or other insulating materials for isolating the source material layer 103 from the base 101 . The source material layer 103 includes a metal material, such as any one of Ti, Ta, Hf, Ni, Ru, Ir, Au, Pt, Al, Co, W, Mo or any one of their alloys. The first insulating layer 104 is made of silicon oxide or other insulating materials.
[0076] The third insulating layer 102, the source material layer 103, and the first insul...
PUM
| Property | Measurement | Unit |
|---|---|---|
| height | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


