Automatic generation method for customizable logic device layout and netlist

A technology of automatically generating and customizing logic, applied to instruments, special data processing applications, electrical digital data processing, etc., can solve problems such as not supporting user customization, costing a lot of repetitive time, and disadvantageously seizing the market, so as to reduce a lot of workload, Convenience for structural analysis and quick launch

Active Publication Date: 2018-09-07
INST OF ELECTRONICS CHINESE ACAD OF SCI +1
View PDF14 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The overall result depends on the front-end circuit design, and does not support user customization. The scalability is relatively poor, and it takes a lot of repetition t

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Automatic generation method for customizable logic device layout and netlist
  • Automatic generation method for customizable logic device layout and netlist
  • Automatic generation method for customizable logic device layout and netlist

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The present disclosure provides a method for automatically generating a customizable logic device layout and netlist, which supports user customization, and is simple in operation, fast in speed, capable of batch processing, and strong in scalability, helping to reduce back-end The large workload of the layout personnel facilitates the structural analysis of the software engineers, and facilitates the rapid launch of the chips and seizes the market.

[0033] In order to make the purpose, technical solutions and advantages of the present disclosure clearer, the present disclosure will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0034] In a first exemplary embodiment of the present disclosure, a method for automatically generating a customizable logic device layout and netlist is provided.

[0035] figure 1 It is a flowchart of a method for automatically generating a layout of a customiz...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an automatic generation method for customizable logic device layout and netlist. The method comprises a layout generation method and a netlist generation method. The layout generation method comprises the steps of processing layout resources of sub-modules, and converting a format of a GDS II file into a CIF format to form a CIF file; according to chip resource arrangementinformation specified by a user, calculating out a boundary value, and performing layout operation of corresponding modules to realize scale expansion specified by the user; and after the scale expansion specified by the user is realized, performing writing on the CIF file of the sub-modules to generate new layout information in a CIF format. The netlist generation method comprises the steps of performing analysis processing on a netlist of a description module, extracting information of ports of the module of a top layer of the netlist, and establishing a database; and according to a port connection rule in the module, processing the extracted port information to generate the netlist of all rows and columns. The method supports personalized customization of the user, and is simple in operation, high in speed, feasible in batch processing and high in expandability.

Description

technical field [0001] The disclosure belongs to the field of hardware design in the field of programmable logic devices, and relates to a method for automatically generating layouts and netlists of customizable logic devices. Background technique [0002] The development of integrated circuit technology and the emergence of Field Programmable Gate Array (FPGA) provide users with the ability to program or reconfigure the system. Users can realize the required logic functions by changing the configuration information without relying on the chip. A dedicated chip designed and built by a manufacturer. Since its birth more than 20 years ago, FPGA has gradually evolved from a peripheral device in electronic design to the core of a digital system, and has been widely used in many fields such as the Internet, communications, image processing, automotive electronics, aerospace, and modern military equipment. . [0003] With the increasing scale of FPGA and the increasing complexit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/50
CPCG06F30/392
Inventor 柯艺骏黄志洪陈柱佳高同强唐林怀赵思琦杨海钢
Owner INST OF ELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap