An interleaved matching filtering method suitable for specific integrated circuit design

Abstract

The invention discloses an interleaved matching filtering method suitable for specific integrated circuit design, and belongs to the technical field of application specific integrated circuits. At first, that delay unit is used to delay the spread spectrum oversampling signal; Then, the delayed data is judged and processed, and the delayed signal is directly output or inverted according to the value of the corresponding position of the PN code, and the inverted operation is accomplished by the way of bit-by-bit inverted compensation. Finally, the pipeline adder tree is used to add and registerthe judged data step by step, and the result of the last addition plus the compensation value is the output result of the odd-even interleaved matched filter. The invention has the following advantages: (1) the design structure of the digitally matched filter can be simplified; (2) the logic sequence is optimized and logic resources are saved; (3) the timing path is shortened to meet the higher timing requirements; (4) The output result is still the sequential matched filter result of each sampling value, so it is easy to process the subsequent signal.

Description

technical field [0001] The invention relates to an interleaved matching filter method suitable for the design of special integrated circuits, which belongs to the technical field of special integrated circuits. Background technique [0002] Application Specific Integrated Circuit (ASIC) is an integrated circuit designed for a specific purpose. In the design of a dedicated spread spectrum baseband signal processing chip, the acquisition of code phase and despreading demodulation all depend on the output of digital matched filter. ASIC design cost is closely related to logic resource consumption, so logic resource consumption of digital matched filter is a key indicator in ASIC design. [0003] For N times chip rate oversampled signals, if N times full pipeline structure and parallel multiplication and addition method are used to complete matched filtering, it will cause N times increase in logic resources, which is unacceptable in ASIC design. However, the interleaved matche...

AI Technical Summary

Problems solved by technology

[0004] In order to solve the problem of excessive consumption of logical resources when performing matched filtering on signals sampled at N times the chip rate of spread spectrum signals, the present invention discloses an interleaved matched filtering method suitable for application-specific integrated circuit design. Afterwards, the operation of parity interleaving matching filtering and bit-wise inversion and post-compensation completely replaces the way in which the multiplier completes data inversion, and completes the matching filtering of N times chip rate oversampling signals, which can reduce logic resource consumption and design complexity.

Images