Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-diffusion process used before glass passivation of FRGPP chip

A multi-diffusion and process technology, applied in the manufacture of electrical components, circuits, semiconductors/solid-state devices, etc., can solve the problems of uneven reverse recovery time performance of silicon wafers, large leakage current IR of finished products, and long platinum diffusion time, etc., to achieve The effect of shortening the production cycle, the leakage current IR of the finished product is small, and the diffusion process steps are simplified

Active Publication Date: 2019-05-14
TIANJIN HUANXIN TECH DEV
View PDF12 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Under the traditional process, the platinum diffusion time is long, and the reverse recovery time (trr) performance of the silicon wafer after the platinum diffusion is uneven, resulting in a large leakage current IR of the finished product; at the same time, most of the silicon wafers are manufactured using the diffusion process to form a PN junction At present, the commonly used diffusion process in the industry generally adopts one-time full diffusion of paper source or two-time diffusion of phosphorus and boron. Since the gap between the silicon wafers increases after the paper source is sintered, the volatile phosphorus source diffuses to the boron surface and causes back-to-source; two times The method of diffusion is cumbersome. After the phosphorus is diffused on one side, the other side needs to be sandblasted or chemically thinned to remove the reverse source, and then the boron is diffused. The cost is high, the diffusion efficiency is low, and it is easy to cause debris.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051] In order to make the technical problems, technical solutions and beneficial effects to be solved by the present invention clearer, the implementation manners of the present invention are described in detail below.

[0052] At present, the production of silicon wafers in the industry mostly uses the diffusion process to form a PN junction. At present, the commonly used diffusion process in the industry generally adopts one-time full diffusion of paper source or two-time diffusion of phosphorus and boron. These diffusion methods have inevitable defects: 1) Since the gap between the silicon wafers increases after the paper source is sintered, the volatilized phosphorus source diffuses to the boron surface and returns to the source; 2) The two-time diffusion method is cumbersome and the diffusion rate is low. This scheme involves a multiple diffusion process method before glass passivation of FRGPP chips, including primary diffusion of phosphorus and boron for texturing and ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
surface roughnessaaaaaaaaaa
surface roughnessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a multi-diffusion process used before glass passivation of an FRGPP chip. The multi-diffusion process includes the following steps that S1, phosphorus and boron primary diffusion is carried out for texturing, specifically, a phosphorus diffusion source is diffused on one surface of a silicon wafer subjected to diffusion pretreatment, a boron diffusion source or a boron-aluminum diffusion source is diffused on the other surface of the silicon wafer, and texturing of the silicon wafer is carried out; and S2, platinum diffusion is carried out, specifically, a platinum diffusion source is diffused on the silicon wafer after phosphorus and boron primary diffusion and texturing. The multi-diffusion process has the beneficial effects that the phosphorus diffusion source and the boron diffusion source or the boron-aluminum diffusion source are printed on the two surfaces of the silicon wafer correspondingly through a screen printing technology, so that a coating processof a silicon wafer liquid source is simplified, and the processing period is shortened; after liquid source coating, a one-time negative pressure diffusion process is adopted to reduce the source return condition at the edge of the silicon wafer, steps of the diffusion process are simplified, and diffusion efficiency is improved; manufactured PN junctions are uniform, and thus the processing costof the silicon wafer is lowered.

Description

technical field [0001] The invention belongs to the field of silicon chip manufacturing technology, and in particular relates to a multiple diffusion process before glass passivation of FRGPP chips. Background technique [0002] As a semiconductor diode with good switching characteristics and short reverse recovery time, fast recovery glass passivated diode (FRGPP) has a wide range of applications, mainly used in electronic circuits such as switching power supplies, PWM pulse width modulators, and frequency converters. The market prospect is broad and the development space is large. [0003] Under the traditional process, the platinum diffusion time is long, and the reverse recovery time (trr) performance of the silicon wafer after the platinum diffusion is uneven, resulting in a large leakage current IR of the finished product; at the same time, most of the silicon wafers are manufactured using the diffusion process to form a PN junction At present, the commonly used diffu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/228H01L21/268H01L21/306H01L21/329
CPCY02P70/50
Inventor 梁效峰徐长坡陈澄杨玉聪李亚哲黄志焕王晓捧王宏宇王鹏
Owner TIANJIN HUANXIN TECH DEV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products