Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Thin film transistor and manufacturing method thereof, and display substrate, panel and apparatus

A technology of thin film transistors and substrate substrates, applied in the direction of transistors, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve the problems of length reduction, affecting the performance of thin film transistor devices, etc., and achieve the effect of improving performance

Inactive Publication Date: 2019-08-06
SOUTH CHINA UNIV OF TECH
View PDF4 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The plasma bombardment is anisotropic, making the edge of the active layer under the gate become a bombardment shadow area, resulting in a decrease in the length of the channel, which affects the performance of the thin film transistor device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Thin film transistor and manufacturing method thereof, and display substrate, panel and apparatus
  • Thin film transistor and manufacturing method thereof, and display substrate, panel and apparatus
  • Thin film transistor and manufacturing method thereof, and display substrate, panel and apparatus

Examples

Experimental program
Comparison scheme
Effect test

preparation example Construction

[0061] Figure 5 It is a schematic flowchart of a method for manufacturing a thin film transistor provided by an embodiment of the present invention. The preparation method of the thin film transistor is used for preparing the thin film transistor described in any embodiment of the present invention. like Figure 5 As shown, the preparation method of the thin film transistor may specifically include the following:

[0062] Step 11, providing a base substrate.

[0063] like Image 6 As shown, a base substrate 100 is provided.

[0064] Step 12, forming a patterned active layer on the base substrate.

[0065] like Figure 7 As shown, a patterned active layer 200 is formed on the base substrate 100 .

[0066] Specifically, the entire active layer 200 may be formed on the base substrate 100 first, and then the active layer 200 may be patterned through a yellow light process. Exemplarily, the host material of the active layer 200 may be a metal oxide semiconductor, the dopan...

example 1

[0094] An active layer is formed on the base substrate, the main material of the active layer is a metal oxide semiconductor, the doping material is tantalum oxide, and the thickness of the active layer is 20nm;

[0095] The gate insulating layer is formed on the substrate and the active layer by PECVD process, and the gate insulating layer is a single layer of SiO 2 Thin film, the thickness is 300nm, the deposition temperature is 230℃, the gas and gas ratio used are SiH 4 / N 2 O=4 / 300sccm;

[0096] The gate is formed on the gate insulating layer by PVD, the material of the gate is Mo, the thickness is 200nm, and the length is 2.5um;

[0097] A protective layer covering the gate and in contact with the gate insulating layer is formed by PECVD process, and the material of the protective layer is SiN x , the thickness is 100nm, the length is 4.0um, the deposition temperature is 350°C, the gas and gas ratio used are SiH 4 / NH 3 / N 2 =20 / 5 / 270sccm, the length of one side of ...

example 2

[0102] An active layer is formed on the base substrate, the main material of the active layer is a metal oxide semiconductor, the doping material is praseodymium oxide, and the thickness of the active layer is 20nm;

[0103] The gate insulating layer is formed on the substrate and the active layer by PECVD process, and the gate insulating layer is a single layer of SiO 2 Thin film, the thickness is 300nm, the deposition temperature is 230℃, the gas and gas ratio used are SiH 4 / N 2 O / Ar=4 / 300 / 300sccm;

[0104] Using PVD to form a gate on the gate insulating layer, the gate is a stacked structure of Mo and Al, wherein the thickness of the Mo layer is 150nm, the thickness of the Al layer is 50nm, and the length is 3.0um;

[0105] A protective layer covering the gate and in contact with the gate insulating layer is formed by PECVD process, and the material of the protective layer is SiO 2 , the thickness is 200nm, the length is 6.0um, the deposition temperature is 350℃, the ga...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a thin film transistor and a manufacturing method thereof, and a display substrate, panel and apparatus. The thin film transistor comprises an underlayment substrate, a patterned active layer located on the substrate, a gate insulating layer located on the active layer and the underlayment substrate, a gate located on the gate insulating layer, a protective layer covering the gate and in contact connection with the gate insulating layer, a first insulating layer located on the protective layer and the gate insulating layer, and a source and a drain located on the firstinsulating layer, wherein the source is electrically connected with a source region, and the drain is electrically connected with a drain region. By using the technical scheme provided by the embodiment of the invention, the bombardment shadow region in the active layer will not extend directly below the gate, so that the length of the channel region in the active layer is less affected by the bombardment shadow region than the length of the gate, and the performance of the thin film transistor device is improved.

Description

technical field [0001] Embodiments of the present invention relate to the technical field of electronic devices, and in particular to a thin film transistor and a manufacturing method thereof, a display substrate, a panel, and a device. Background technique [0002] Thin Film Transistor (TFT) is a basic circuit component used to control the brightness of each pixel in a liquid crystal display. With the development of technology, polysilicon structures can be formed by laser thermal annealing in a low temperature environment. The TFT Manufacturing has evolved from an early amorphous silicon structure to a low-temperature polysilicon structure. This structural process has greatly improved the electrical properties of thin-film transistors, and also overcomes the problem that glass substrates cannot withstand high temperatures, so that thin-film transistors can be formed directly on glass substrates. . [0003] For the top-gate thin film transistor, after forming the gate, the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/786H01L21/335
CPCH01L29/66757H01L29/78606H01L29/78675
Inventor 徐苗李民张伟徐华王磊彭俊彪
Owner SOUTH CHINA UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products