Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Circuit board laminating and pressing method

A technology for circuit boards and core boards, applied in printed circuit, multi-layer circuit manufacturing, printed circuit manufacturing, etc., can solve problems such as difficult to control drilling depth, waste of raw materials, production cost, unqualified circuit board quality, etc., to achieve processing depth Ease of control, reduction of waste, and the effect of saving raw materials

Inactive Publication Date: 2019-10-11
重庆科迈电子科技有限公司
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Aiming at the deficiencies of the prior art, the present invention provides a circuit board pressing and pressing, which has the advantages of high-efficiency anti-offset, etc., and solves the problem of using laser drilling and electroplating filling in the printed circuit board in the existing circuit board technology. For example, the Chinese Patent Publication No. is CN103747639B, a kind of high-layer board manufacturing method, which has the function of partial anti-pressing offset, but it is difficult to control the drilling depth for multi-layer circuit boards. And part of the residual thermal stress and mechanical stress formed by the resin flow and curing reaction of the pressure-to-pressure circuit board under hot pressure, the stretching and cutting of the glass fiber cloth or prepreg, and various heat and humidity treatments in the production process, thus It causes regular and irregular deformation, which makes the quality of the laminated circuit board unqualified, resulting in waste of raw materials and high production costs.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0026] Embodiment 1: circuit board pressing and pressing, it is characterized in that it includes the following steps:

[0027] 1) Prepare multiple single-layer core boards for stacking into multi-layer boards, each of which includes at least one conductor layer;

[0028] 2) Taking the center point of the single-layer core board as the base point, the single-layer core board is symmetrically designed to arrange multiple groups of circuits, and the multiple groups of circuits are arranged into four groups;

[0029] 3) Punch the single-layer core board, and use the process of punching out holes at one time instead of drilling to make tool holes;

[0030] 4) Carry out circuit processing on the single-layer core board, that is, substrate surface treatment process, photosensitive resist coating, exposure, etching and seed layer etching;

[0031] 5) Two-by-two lamination of multiple single-layer core boards, so that the multiple single-layer core boards maintain a high degree of sy...

Embodiment 2

[0039] Embodiment 2: circuit board pressing and pressing, it is characterized in that it includes the following steps:

[0040] 1) Prepare multiple single-layer core boards for stacking into multi-layer boards, each of which includes at least one conductor layer;

[0041] 2) Taking the center point of the single-layer core board as the base point, the single-layer core board is symmetrically designed to arrange multiple groups of circuits, and the multiple groups of circuits are arranged into eight groups;

[0042] 3) Punch the single-layer core board, and use the process of punching out holes at one time instead of drilling to make tool holes;

[0043] 4) Carry out circuit processing on the single-layer core board, that is, substrate surface treatment process, photosensitive resist coating, exposure, etching and seed layer etching;

[0044] 5) Two-by-two lamination of multiple single-layer core boards, so that the multiple single-layer core boards maintain a high degree of s...

Embodiment 3

[0052] Embodiment 3: circuit board pressing and pressing, it is characterized in that it includes the following steps:

[0053] 1) Prepare multiple single-layer core boards for stacking into multi-layer boards, each of which includes at least one conductor layer;

[0054] 2) Taking the center point of the single-layer core board as the base point, the single-layer core board is symmetrically designed to arrange multiple groups of circuits, and the multi-group circuit layout is at least four groups;

[0055] 3) Punch the single-layer core board, and use the process of punching out holes at one time instead of drilling to make tool holes;

[0056] 4) Carry out circuit processing on the single-layer core board, that is, substrate surface treatment process, photosensitive resist coating, exposure, etching and seed layer etching;

[0057] 5) Two-by-two lamination of multiple single-layer core boards, so that the multiple single-layer core boards maintain a high degree of symmetry du...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the technical field of circuit board processing, and discloses a circuit board laminating and pressing method; the circuit board laminating and pressing method comprises the following steps that a plurality of single-layer core boards which are stacked into a multi-layer board are prepared, wherein each core board comprises at least one layer of conductor layer; by takingthe center point of the single-layer core board as a base point, a plurality of sets of circuit arrangement are symmetrically designed on the single-layer core board, wherein at least four sets of circuit arrangement are arranged; punching is carried out on the single-layer core boards; tool holes are manufactured in a mode that a drilling mode is replaced by a process method of punching multipleholes in one time; and circuit processing is carried out on the single-layer core boards. According to the circuit board laminating and pressing method, by taking the center point of the single-layercore board as a base point, a plurality of sets of circuit arrangement are symmetrically designed on the single-layer core board, so that the resultant force on the multiple sets of circuits on the single-layer core boards in the subsequent pressing process is the same, the phenomenon that the circuit board is pressed in an offset mode due to non-uniform pressing stress of the circuit board is further avoided, and the effect of efficient pressing and offset prevention is achieved.

Description

technical field [0001] The invention relates to the technical field of circuit board processing, in particular to circuit board pressing and pressing. Background technique [0002] At present, in the PCB product design process, in order to meet the needs of terminal electronic products to the greatest extent, more complex electrical connection designs are usually used. The most prominent feature is the interconnection of any layer, specifically two or more adjacent layers. The electrical interconnection between the lines is carried out through blind holes. With the rapid development of electronic technology, electronic products are constantly developing towards miniaturization, light weight and high density. It is strongly required that the corresponding circuit boards equipped with semiconductor components are also small and lightweight With the development, in order to meet this demand, the thickness of any layer interconnect circuit board is correspondingly thinned, and t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H05K3/46
CPCH05K3/4611H05K2203/0221H05K2203/0228
Inventor 冉洪平
Owner 重庆科迈电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products