Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-channel silicon carbide JFET structure with grooves and preparation process thereof

A preparation process, silicon carbide technology, applied in semiconductor/solid-state device manufacturing, electrical components, transistors, etc., can solve the problems of large on-resistance, large conduction loss, inflexible current control, etc. The effect of pressure resistance

Pending Publication Date: 2020-09-22
PN JUNCTION SEMICON HANGZHOU CO LTD
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The withstand voltage capability of silicon-based JFET devices is not good. For ordinary SiC JFETs, their on-resistance is large, resulting in large conduction losses.
And only simple circuit breaking can be realized, and the current control is not flexible

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-channel silicon carbide JFET structure with grooves and preparation process thereof
  • Multi-channel silicon carbide JFET structure with grooves and preparation process thereof
  • Multi-channel silicon carbide JFET structure with grooves and preparation process thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0035] refer to figure 1 , shows a flow chart of the preparation process steps of a double-channel silicon carbide JFET structure with grooves according to an embodiment of the present invention, including the following steps:

[0036] S1, growing a silicon carbide epitaxial layer on a silicon carbide substrate, wherein the doping type of the silicon carbide substrate and the silicon carbide epitaxial layer is the first conductivity type;

[0037...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-channel silicon carbide JFET structure with a groove and a preparation process thereof. The structure comprises a silicon carbide substrate of which the doping type isa first conductive type; a silicon carbide epitaxial layer which is arranged on the front surface of the silicon carbide substrate, wherein the doping type of the silicon carbide epitaxial layer is afirst conduction type; a drain metal electrode which is arranged on the back surface of the silicon carbide substrate; a groove is etched on the silicon carbide epitaxial layer; a first gate injectionregion is arranged in the trench; a plurality of second gate injection regions and a plurality of source injection regions are additionally arranged on the silicon carbide epitaxial layer; wherein the doping type of the first gate injection region and the second gate injection region is a second conductive type, the doping type of the source injection region is a first conductive type, each of the first gate injection region and the second gate injection region is covered with a gate metal electrode, and each of the source injection regions is covered with an active metal electrode.

Description

technical field [0001] The invention belongs to the technical field of semiconductors, and in particular relates to a multi-channel silicon carbide JFET structure with grooves and a preparation process thereof. Background technique [0002] Under high temperature working conditions of MOSFET devices, the gate SiC / SiO 2 There are stability issues with the interface. The turn-on and turn-off of the JFET device is controlled by the depletion region of the pn junction. At the same time, the turn-on voltage is less affected by temperature and has high temperature reliability. The withstand voltage capability of silicon-based JFET devices is not good. For ordinary SiC JFETs, their on-resistance is large, resulting in large conduction losses. And only simple circuit breaking can be realized, and the current control is not flexible. [0003] The excellent performance of silicon carbide (SiC) semiconductor makes SiC-based power electronic devices have outstanding advantages compar...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/10H01L29/808H01L21/337
CPCH01L29/1029H01L29/66068H01L29/8083
Inventor 张梓豪陈欣璐黄兴
Owner PN JUNCTION SEMICON HANGZHOU CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products