Method for reducing stress of passivation layer and passivation layer stress buffer structure
A technology of stress buffering and passivation layer, which can be used in the manufacture of electrical components, electrical solid-state devices, semiconductor/solid-state devices, etc., and can solve problems such as pinholes or cracks
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0035] The specific implementation manner of the present invention will be described in more detail below with reference to schematic diagrams. The advantages and features of the present invention will be more apparent from the following description. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.
[0036] Figure 4 A flow chart of the method for reducing the stress of the passivation layer provided in this embodiment. refer to Figure 4 , this embodiment provides a method for reducing the stress of the passivation layer, including:
[0037] Step S01: Provide a design layout for defining the structure of a belt-shaped metal layer, the belt-shaped metal layer includes at least one corner area, and the corner area includes a first corner greater than 180° and a first corner less than 180° a second corner, an...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com