Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Wafer alignment method in photoetching process

A lithography process and wafer technology, applied in photolithography, optics, sustainable manufacturing/processing and other directions on the pattern surface, can solve the problems of scrapped wafers, reduced wafer rotation ratio, increased wafer costs, etc.

Active Publication Date: 2021-04-09
HUA HONG SEMICON WUXI LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0018] Wafer reject fail often occurs in existing methods due to lithographic alignment, especially in power (Power) device products in the top metal layer (Top metal), passivation layer (Passivation) and polyamide The reject fail ratio of the polyimide layer is very high during photolithography exposure, which requires rework, resulting in a decrease in the wafer turn ratio, increasing the cost of the wafer, and even causing the risk of scrapping the wafer due to misjudgment

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Wafer alignment method in photoetching process
  • Wafer alignment method in photoetching process
  • Wafer alignment method in photoetching process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0052] like image 3 Shown is the flow chart of the wafer alignment method in the photolithography process of the embodiment of the present invention; as Figure 5 Shown is the segmented alignment signal curve in the embodiment of the present invention; in the wafer alignment method in the photolithography process of the embodiment of the present invention, there is an alignment mark on the wafer, and the alignment mark has a grating pattern. The wafer alignment method includes the following steps:

[0053] Step 1: Use the alignment light source to scan the alignment mark in the entire section, and collect the diffracted light signal corresponding to the alignment mark in the entire section to form an alignment signal 1 in the entire section. Figure 5 Only a part of the whole alignment signal 1 is shown in .

[0054] Step 2, segmenting the whole segment of the alignment signal 1 to form each segmented alignment signal. Figure 5 Only three segmented alignment signals are s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a wafer alignment method in a photoetching process, a wafer is provided with an alignment mark, the alignment mark is provided with a grating pattern, and the wafer alignment method comprises the following steps: 1, scanning a whole segment of alignment mark by adopting an alignment light source, and collecting a diffraction light signal corresponding to the whole segment of alignment mark to form a whole segment of alignment signal; 2, carrying out segmentation processing on the whole segment of alignment signal and forming each segment of alignment signal; 3, respectively calculating the MCC value and the WQ value of each segment of alignment signal; and 4, calculating an alignment point by adopting the segmented alignment signal with the best MCC value and WQ value so as to realize wafer alignment. The wafer rejection failure rate can be reduced, and the wafer rotation ratio can be improved.

Description

technical field [0001] The invention relates to a semiconductor integrated circuit manufacturing process method, in particular to a wafer (wafer) alignment method in a photolithography process. Background technique [0002] Integrated circuit manufacturing mainly includes lithography, etching, deposition, thin film, chemical mechanical polishing (CMP). Lithography is one of the most important pattern forming departments. [0003] The pattern formation of photolithography is mainly glue coating, exposure and development. Every step is important and cannot be separated. [0004] The process tools of lithography are mainly track and exposure tool. [0005] In the photolithography process, the wafer will first be glued in the track machine, and then exposed in the exposure machine, and then developed in the track machine after exposure, and the photoresist pattern will be formed after development. [0006] The exposure machine mainly uses the laser to pass through the mask t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G03F9/00
CPCG03F9/7023G03F9/7049G03F9/708G03F9/7092Y02P70/50
Inventor 王绪根李玉华吴长明姚振海陈骆
Owner HUA HONG SEMICON WUXI LTD
Features
  • Generate Ideas
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More