Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Comparator circuit and RS485 receiver circuit

A comparator circuit and receiver technology, applied in electrical components, differential amplifiers, DC-coupled DC amplifiers, etc., can solve the problems of serial data transmission failure, mismatch of signal voltage rising edge delay and falling edge delay, etc. , to achieve the effect of reducing delay and small delay difference

Pending Publication Date: 2021-04-16
SHANGHAI BEILING
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The technical problem to be solved by the present invention is to overcome the defect that the RS485 receiver circuit in the prior art is easily affected by the mismatch of signal voltage rising edge delay and falling edge delay in high-speed applications, resulting in failure of serial transmission data, providing A comparator circuit and RS485 receiver circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Comparator circuit and RS485 receiver circuit
  • Comparator circuit and RS485 receiver circuit
  • Comparator circuit and RS485 receiver circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0044] In high-speed RS485 applications, the transmission signal cycle is very short, and the rising and falling edges of the signal account for a large proportion in the entire cycle. If the rising and falling edge delays do not match, the duty cycle of the signal will change significantly. , in order to convert the A / B signal in RS485 from (-13V, +13V) to (0V, 3V) signal, and at the same time ensure that the first signal voltage LSA and the second signal voltage LSB are in the Within the input common mode range of the comparator, in some requirements, the scaling ratio of the front-stage circuit to the A / B signal is as high as 20 times. At this time, if the input signal A-B is 200mV, the LSA-LSB signal is 10mV, The reduction in signal amplitude rapidly increases the latency of rising and falling edges. If the signal amplitude is asymmetric at this time, for example, the A-B signal is (-200mV, 5V), then the LSA-LSB signal is (-10mV, 250mV), which will cause the delay differen...

Embodiment 2

[0060]This implementation provides an RS485 receiver circuit such as image 3 As shown, the RS485 receiver circuit includes the comparator circuit 1 described in Embodiment 1, the level shift circuit 2 and the output driver circuit 3 . The level shift circuit 2 is connected to the comparator circuit 1 , and the comparator circuit 1 is connected to the output circuit 3 .

[0061] The level shift circuit 2 is used to convert the voltage input by the RS485 bus line A to the first signal voltage LSA, and the level shift circuit 2 is also used to convert the voltage input by the RS485 bus line B to the second signal voltage LSB , the voltage range of the A line input and the B line input is + / -13V.

[0062] The output driving circuit 3 is used for receiving the level signal COMP_OUT output by the comparator circuit 1 and generating and outputting an output signal RO having the same voltage as the level signal. That is, the output signal RO is in the same state as the level signal...

Embodiment 3

[0076] This embodiment provides an integrated circuit, which integrates the RS485 receiver circuit in Embodiment 2.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a comparator circuit and an RS485 receiver circuit. The comparator is used for receiving a first signal voltage and a second signal voltage, the amplitudes of the signal voltages of the first signal voltage and the second signal voltage are not completely symmetrical, and the comparator circuit comprises a first-stage gain unit, a first-stage level conversion unit, a second-stage gain unit and a second-stage level conversion unit. A two-stage cascade structure is constructed, so that corresponding nodes become low-impedance nodes, the delay of a signal level can be effectively reduced, the problem of communication failure due to the fact that a circuit is easily affected by mismatching of rising edge delay and falling edge delay is solved, and under the condition that input signals are asymmetric, a relatively small delay difference between the rising edge and the falling edge can still be realized.

Description

technical field [0001] The invention belongs to the field of integrated circuit design, in particular to a comparator circuit and an RS485 receiver circuit. Background technique [0002] RS-485 is a low-cost and reliable communication specification, which is widely used in industrial control, communication equipment, smart meters, inverter power supplies, security monitoring and other fields. The RS-485 interface defines the electrical characteristics of the corresponding interface. In high-speed RS485 applications, the transmission signal voltage cycle is very short, and the rising and falling edges of the signal voltage account for a large proportion in the entire cycle. If the rising edge delay and falling edge delay do not match, the duty cycle of the signal voltage The ratio will obviously change and affect the communication of the signal voltage. The receiver circuit in the existing RS485 transceiver is very susceptible to the influence of the mismatch between the risi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03F3/45H04B1/16
Inventor 赵海亮王鑫森张勇阮颐李军常祥岭
Owner SHANGHAI BEILING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products