Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Thermoelectric Coupling Modeling Method for Power Semiconductor Chip Cells

A power semiconductor, thermoelectric coupling technology, applied in CAD numerical modeling, electrical digital data processing, instruments, etc., can solve the complex application environment of power semiconductor chips, accurate characterization of chip electrical characteristics, and the accuracy disadvantage of predicting the chip's electrical temperature field and other problems, to achieve the effect of short solution time, fast response speed, and small amount of calculation.

Active Publication Date: 2022-04-05
ZHEJIANG UNIV
View PDF12 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this type of finite element simulation software adopts Ohm's law to solve the thermoelectric coupling effect, that is, the object of solution is required to be pure resistance characteristics, and the electrical characteristics of power semiconductor chips are essentially different from pure resistance, and the chip conductivity is also greatly different from that of silicon. Material conductivity, which limits the ability of finite element software to solve problems that take into account the electrical properties of semiconductor chips
In addition, under actual application conditions, the application environment of power semiconductor chips is complex, and the external working conditions such as voltage and current are in a state of drastic changes, and the finite element commercial software cannot accurately characterize the electrical characteristics of the chip under the continuous change of current, and then predict the chip electrical characteristics. There is a great disadvantage in the accuracy of the electric temperature field

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Thermoelectric Coupling Modeling Method for Power Semiconductor Chip Cells
  • A Thermoelectric Coupling Modeling Method for Power Semiconductor Chip Cells
  • A Thermoelectric Coupling Modeling Method for Power Semiconductor Chip Cells

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0056] In order to explain the present invention in more detail, the present invention will be further described in detail below in conjunction with the accompanying drawings, taking the SEMiKron power semiconductor module SEMiX603GB12E4p as an example.

[0057] The thermoelectric coupling modeling method of the power semiconductor chip cell proposed by the present invention, the specific steps include:

[0058] S1. Based on the chip metal layer and bonding wire layout characteristics, the power semiconductor chip is divided into a multi-cell structure;

[0059] S2. Extract chip lumped parameters, and use the least squares algorithm to establish a voltage-current-temperature three-dimensional model of the power semiconductor chip;

[0060] S3. According to the characteristics of the multi-cell parallel circuit, the chip lumped parameters are converted into cell distribution parameters, and the voltage-current-temperature three-dimensional model of the power semiconductor cell ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a thermoelectric coupling modeling method of a power semiconductor chip cell, comprising the following steps: S1, dividing the power semiconductor chip into a multi-cell structure; S2, extracting the voltage-current-temperature three-dimensional model of the chip; S3, extracting The voltage-current-temperature three-dimensional model of the cell; S4, calculate the current distribution ratio of the cell and the corresponding loss under any temperature distribution; S5, superpose the temperature rise of each cell to obtain the overall temperature gradient of the chip; S6, repeat steps S4 and S5 Until the temperature gradient deviation converges; S7. Extract the chip surface temperature peak values ​​under different working conditions, and calculate the corresponding thermal resistance of the power module. The invention realizes the thermoelectric coupling modeling and calculation of the power semiconductor chip cell by combining the chip lumped Fourier series analytical thermal model with the multi-cell distributed electrical model. In addition, the invention requires less computation, shorter solution time and no convergence problem, and is especially suitable for on-line prediction of power semiconductor chip temperature.

Description

technical field [0001] The invention belongs to the field of power electronic devices, and in particular relates to a thermoelectric coupling modeling method of power semiconductor chip cells. Background technique [0002] Power modules are widely used in new energy vehicle powertrain systems. The trend of high power density and high integration intensifies the temperature gradient on the chip surface, and the electrical parameters of the cells have a temperature change effect, which leads to the uneven distribution of current density on the chip. Due to the over-current operation of semiconductor chips under extreme working conditions such as low-speed high-torque, heavy-duty stator stalls, and acceleration during start-up, the uneven distribution of cell current is more serious, and the formation mechanism of the on-chip temperature field is still unclear. to hidden dangers. Therefore, it is particularly urgent to model and analyze the electrical temperature field on the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F30/23G06F30/398G06F17/13G06F17/14G06F111/10G06F119/08
CPCG06F30/23G06F30/398G06F17/13G06F17/14G06F2111/10G06F2119/08
Inventor 李武华陈宇吴强周宇罗皓泽何湘宁
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products