FPGA-based multi-master-to-multi-slave access arbitration method and system and storage medium

An arbitration method and a technology for accessing objects, applied in systems and storage media, in the field of FPGA-based multi-master-to-multi-slave access arbitration methods, can solve problems such as limitations on the application of other hardware on the chip, and achieve data conflicts, stability issues, and transmission The effect of stability and effectiveness improvement and arbitration logic optimization

Active Publication Date: 2022-03-29
SICHUAN HONGCHUANG ELECTRONICS TECH
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the AXI interface technology inside the FPGA is only applicable to the logic, and the application of other hardware on the chip is limited.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA-based multi-master-to-multi-slave access arbitration method and system and storage medium
  • FPGA-based multi-master-to-multi-slave access arbitration method and system and storage medium
  • FPGA-based multi-master-to-multi-slave access arbitration method and system and storage medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0062] This embodiment provides an FPGA-based multi-master-to-multi-slave access arbitration method, which can be applied to such as figure 1 The shown FPGA-based multi-master-to-multi-slave access arbitration system, the system includes an arbitration module and several interface conversion modules, the input ends of each interface conversion module are used to connect to the main port, and the interface conversion module can The protocol is flexibly configured as an adapter interface, and a total of six sets of interfaces, including independent write address channel, write data channel, write response channel, read address channel, read data channel and read response channel, are connected to the arbitration module, and the output of the arbitration module The terminal is used to connect with the slave port, and the interface conversion module includes a first status register, a second status register and a first data register. The number of multi-master and multi-slave visi...

Embodiment 2

[0098] The main port of this embodiment takes the SPI interface as an example. The SPI interface transmits 32 bits of data each time, wherein the upper 16 bits are control information and address information, and the lower 16 bits are data information. The allocation of the upper 16 bits of interface data is as follows:

[0099] Bit 15 of the byte: the master port determines the value of this bit according to the current operation, 0 is a write operation, and 1 is a read operation.

[0100] Bit 14 of the byte: the master port determines the current access object to determine the value of this bit, 0 means access to the interface conversion module, 1 means access to the slave port.

[0101] When the access object is the interface conversion module: byte 13-12: a total of 2-bit address encodes the interface conversion module into 4 access intervals, the base address of each access interval is 0x0000, 0x1000, 0x2000, 0x3000, and the function definition of each interval Plan accor...

Embodiment 3

[0106] This embodiment provides a storage medium, on which a first execution instruction is stored. When the first execution instruction runs on the interface conversion module, the interface conversion module executes the interface conversion module in Embodiment 1. functional steps.

[0107] This embodiment provides another storage medium, on which a second execution instruction is stored, and when the second execution instruction runs on the arbitration module, the arbitration module executes the functional steps of the arbitration module in Embodiment 1 .

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the technical field of data transmission management, in particular to a multi-master-to-multi-slave access arbitration method and system based on an FPGA and a storage medium. The read-write access data of each main port is subjected to standardized analysis through the interface conversion module, the decoded read-write access data is subjected to priority ranking arbitration processing through the arbitration module, and the read-write access data is subjected to priority ranking arbitration processing by expanding independent write address channels, write data channels, write response channels, read address channels, read data channels and read response channels. And orderly and stable transmission of read-write access data and corresponding response data between a plurality of master ports and a plurality of slave ports is carried out, so that a whole set of efficient interactive design method is provided, and arbitration logic optimization of accessing the plurality of slave ports by the plurality of master ports is realized. The problems of data conflict and stability in the multi-master and multi-slave communication process between a plurality of master ports on a chip and a plurality of slave function modules in an FPGA are solved.

Description

technical field [0001] The invention relates to the technical field of data transmission management, in particular to an FPGA-based multi-master-to-multi-slave access arbitration method, system and storage medium. Background technique [0002] FPGA (Field Programmable Gate Array, Field Programmable Gate Array) is a product of further development on the basis of programmable devices such as PAL and GAL. It emerged as a semi-custom circuit in the field of application-specific integrated circuits (ASIC), which not only solves the shortcomings of custom circuits, but also overcomes the shortcomings of the limited number of original programmable device gates. FPGA adopts the concept of logic cell array LCA (Logic Cell Array), which includes three parts: configurable logic module CLB (Configurable Logic Block), input and output module IOB (Input Output Block) and internal wiring (Interconnect). [0003] At present, FPGA-based register access interfaces commonly include USB interf...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/362
CPCG06F13/362G06F2213/3604
Inventor 林杰曾彤枫陈晓红
Owner SICHUAN HONGCHUANG ELECTRONICS TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap