Semiconductor device
A semiconductor and device technology, applied in the field of vertical semiconductor devices, can solve problems such as low breakdown voltage, high on-resistance and high loss
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0204] figure 2 It shows a cross-sectional view showing a part of the active region of the n-type channel vertical MOSFET according to the first embodiment of the present invention, in which the main current flows. A breakdown bearing structure such as a guard ring and a field plate, which is inserted in the peripheral portion of the MOSFET semiconductor chip, will be described later.
[0205] now refer to figure 2 , the MOSFET according to the first embodiment includes a layer of n with low impedance + type drain layer 11, a layer with high resistivity n - type drift layer 12, located at n + Type drain layer 11, p-type well region 13, selectively in n - type drift layer 12 surface part is formed, and n + The p-type source region 15 is in the p-type well region 13. multiple n - Type surface region 14 extends to the surface of the semiconductor chip through p-type well region 13, the n - Type surface area 14 is n - part of the drift layer 12. heavily doped p + Type...
no. 2 example
[0253] Figure 17 A cross-sectional view is shown showing the active region of an n-channel vertical SFET according to a second embodiment of the present invention. Figure 18 A perspective view is shown showing the active region of the n-type channel vertical MOSFET according to the second embodiment.
[0254] The vertical MOSFET according to the second embodiment is different from the vertical MOSFET according to the first embodiment in that the n-type counter-doped region 34 is formed on the p-type well region 13 of the MOSFET according to the second embodiment instead of According to the MOSFET of the first embodiment n - type surface region 14 formed on, figure 2 shown.
[0255] By injecting 2.0×10 12 to 5.0×10 12 cm -2 , preferably 2.5×10 12 to 4.0×10 12 cm -2 Dosage of phosphorus ions and sequential heat treatment to form n-type counter-doped region 34 . The depth of the n-type counter-doped region 34 is about 4 microns. By forming the n-type counter-doped r...
no. 3 example
[0261] Figure 20 A cross-sectional view is shown showing the breakdown carrying region of an n-channel vertical MOSFET according to a third embodiment of the present invention.
[0262] The breakdown carrying structure of the vertical MOSFET according to the third embodiment is different from that of the reference Figure 13 The structure of the described MOSFET according to the first embodiment is that the breakdown carrying structure according to the third embodiment includes six guard rings and an electrically conductive polysilicon film 35 formed on the field oxide film 17a between adjacent p-type guard rings. .
[0263] A voltage should be applied between the drain 20 and the source 19 when the device is actually used. Factors that adversely affect stability when this voltage is applied for a long time include accumulation of charge on the surface of the device (surface charge accumulation effect). When a voltage is also applied between the electrodes at the two ends of...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 