Analysis methd of power supply random signal and its reducing method
An analysis method and noise technology, applied in the direction of circuits, electrical components, electric solid devices, etc., can solve problems that affect system operation, pollute circuit operation signals and power supply, and affect the accuracy of signal processing of integrated circuit operation performance, etc.
Inactive Publication Date: 2004-02-25
SILICON INTEGRATED SYSTEMS
View PDF0 Cites 8 Cited by
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
With the increase of operating frequency, transmission speed and density of electronic circuits, the noise is also greatly increased, which seriously affects the normal operation of the system and causes malfunctions
[0007] In view of the above-mentioned background of the invention, with the progress of semiconductor manufacturing technology and integrated circuit design, the operating frequency of integrated circuits is getting higher and higher, and the area of chips is also getting larger and larger at the same time. The resulting voltage drop is getting bigger and bigger. At the same time, the high operating frequency of semiconductor components also causes serious power noise, which interferes and pollutes normal circuit operation signals and power supply, and affects the operating performance of integrated circuits and the correctness of signal processing.
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View moreImage
Smart Image Click on the blue labels to locate them in the text.
Smart ImageViewing Examples
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0037] Please refer to figure 1 , which is a schematic diagram of the processing flow of an embodiment of the present invention. Such as figure 1 As shown, in order to obtain the power supply network model of the integrated circuit design first, in the power supply network analysis 30 of the processing flow 10, first input the relevant design reference materials 20 of the integrated circuit design, and use computer-aided design software to analyze the chip power supply ( Chip Power Analysis), in order to obtain the power network model of integrated circuit design, according to the power network model of integrated circuit design, the characteristic parameters and data of DC power network model and AC power network model of integrated circuit design can be obtained, among which Reference materials for integrated circuit design generally include: standard component database, power network impedance, operating frequency, operating temperature range, temperature coefficient, volt...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More PUM
Login to View More Abstract
The present invention relates to a method for analyzing and reducing power supply noise in the designing process of integrated circuit. Firstly, it utilizes computer-aided design software to analyze the related material of integrated circuit design and obtain the power supply network model of integrated circuit design, then defines that the power supply network model is formed from mutually-connected several unit blocks. After the related material is analyzed, the number of elements and their type parameters of electrically-connecting to all the unit blocks can be known, and can be used as element reference material of power supply network model unit block, then the equivalent circuit formed from elements electrically-connected to unit block can be used to calculate the voltage drop due to operation of every unit block.
Description
technical field [0001] The present invention relates to integrated circuit technology, and relates to an analysis method and reduction method of power noise (Power Noise), in particular to an analysis and reduction method of power noise applied in the process of integrated circuit design. Capacitors are arranged in the integrated circuit to reduce power noise in the integrated circuit. Background technique [0002] With the development of semiconductor manufacturing technology and integrated circuit design, various integrated circuits with different functions are widely used in many electronic products. At the same time, the line size of semiconductor components has entered sub-micron (Sub-Micro) or even deep sub-micron (Deep Sub-Micro) field, and the integration level of integrated circuits is also increasing rapidly. Since the surface of the semiconductor structure cannot provide enough area to make the interconnection (Interconnection) required by the semiconductor eleme...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More Application Information
Patent Timeline
Login to View More Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50H01L21/82H01L27/00
Inventor 田浩伦陈尚义吕明园涂俊安
Owner SILICON INTEGRATED SYSTEMS