Junction field effect transistor

A field effect transistor and junction gate technology, which is applied in the field of microelectronic semiconductors, can solve the problem of device size gate oxide, the thermal electron effect cannot be effectively solved, etc., and is suitable for large-scale integration, cost saving, and good heat dissipation efficiency. Effect

Inactive Publication Date: 2008-06-25
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the electrical characteristics of these device structures are relatively ideal, the gate oxide problem and the hot electron effect caused by the further reduction of device size have not been effectively solved.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Junction field effect transistor
  • Junction field effect transistor
  • Junction field effect transistor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0020] Specific implementation examples

[0021] refer to figure 2 , the dual gate junction gate field effect transistor of the present invention comprises: source region 4, drain region 4, double control gate 5 and body 3, body 3 is square, control gate 5 is doped monocrystalline silicon, control gate and body are directly connected Form a P-N junction, the body is a square. It can be seen from the figure that the dual-gate junction gate field effect transistor of the present invention is a completely symmetrical structure, so as long as the connecting electrodes between the control gate and the source and drain are changed, the n-type double gate junction gate field effect transistor and the p-type double gate field effect transistor.

[0022] The specific implementation example of the double-gate junction gate field effect transistor of the present invention, taking the side length of the body as an example, its specific design structural parameters are as follows: the l...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a junction grid field effect transistor and belongs to the field of the micro-electronic semiconductor technology. The junction grid field effect transistor includes the source region, drain region, body and control grid. The control grid is the adulterated single crystal of silicon and connects with the body to form the P-N junction. Different from the structure of the traditional field effect transistors, the structure of the metal-insulating layer-semiconductor, the invention gets rid of the grid oxygen in the normal device and realizes the structure of semiconductor-semiconductor. Without the isolation of the grid oxygen, the device of the invention has good heat radiating property and is pretty adaptable to large scale and high density integration. Because the body is foursquare and the structure of the device is symmetrical, the dual junction gate field effect transistors are based on the n-type field effect transistor and p-type field effect transistor.

Description

technical field [0001] The invention belongs to the technical field of microelectronics and semiconductors, and in particular relates to a double gate junction gate field effect transistor. Background technique [0002] With the continuous development of microelectronics technology, the density of circuit integration is increasing, the size of devices is becoming smaller and smaller, and the difficulty of integration is also increasing. Especially after decades of rapid development, the size of microelectronic devices has entered the nanoscale. Many effects that only appear in small sizes seriously threaten the development of devices, and then affect the progress of the entire microelectronics technology. For example, with the continuous shrinking of the device size, the preparation of high-quality thin-layer gate oxide is an insurmountable difficulty in the current process. Although there are many alternative technologies, such as high-K dielectric (Oates et al., IEDM Tec...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/772
Inventor 陈刚黄如张兴王阳元
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products