Two-board-in-one processing method for substrate manufacture of printed circuit board or integrated circuit package

A printed circuit board and integrated circuit technology, which is applied in the field of two-board-in-one processing, can solve the problems of complex operation, reduction of the overall thickness of the circuit board and substrate, low efficiency and yield rate, etc., to reduce costs and improve production efficiency and yield effect

Inactive Publication Date: 2009-02-04
SHANGHAI MEADVILLE SCI & TECH +2
View PDF0 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In order to reduce the overall thickness of the circuit board and substrate after completion, when the dielectric layer of the core board is thin, such as as low as below 50um, special and expensive ultra-thin core board processing equipment must be used for processing, and the production cost will increase significantly
The industry als

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Two-board-in-one processing method for substrate manufacture of printed circuit board or integrated circuit package
  • Two-board-in-one processing method for substrate manufacture of printed circuit board or integrated circuit package
  • Two-board-in-one processing method for substrate manufacture of printed circuit board or integrated circuit package

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0050] Figure 2-11 A printed circuit board or a semiconductor integrated circuit package substrate for any interlayer interconnection made for the present invention, wherein 207 is a conductor pattern, 205 is a solid conductive microhole, 208 is an insulating dielectric material formed by a build-up method, 201 It is the core plate used in the initial stage of the method of the present invention.

[0051]The main manufacturing process of any interlayer interconnection printed circuit board or semiconductor integrated circuit packaging substrate of the present invention is as follows:

[0052] The production process is as follows:

[0053] In the first step, a bonding sheet 202 is used to bond the core board 201 and the core board 203 together by pressing. According to the thickness of the core board and the requirements for the hardness and rigidity of the substrate after lamination, in this embodiment, a PP sheet with a low bonding force of 200um after lamination is used, ...

Embodiment 2

[0064] 3-12 is another printed circuit board or semiconductor integrated circuit packaging substrate made by the present invention, wherein 207 is a conductor circuit pattern, 205 is a solid conductive microhole, and 208 is an insulating dielectric material formed by a lamination method. 203 is the core board used in the initial stage of the method of the present invention, 212 is the mechanical through hole, and 213 is the mechanical buried hole.

[0065] The production process is as follows:

[0066] In the first step, a bonding sheet 202 is used to bond the core board 201 and the core board 203 together by pressing. In this embodiment, a PP sheet with a low bonding force of 200um thickness after lamination is used, and the peel strength after lamination is 3 lbs / inch, such as Figure 3-1 ;

[0067] In the second step, through the steps of film sticking, exposure, development and etching, the required conductor circuit pattern 207 is formed on the two surfaces of the subst...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

PropertyMeasurementUnit
Thicknessaaaaaaaaaa
Apertureaaaaaaaaaa
Thicknessaaaaaaaaaa
Login to view more

Abstract

Disclosed is a method for combining two plates in the fabrication process of an enclosure baseplate of a printed circuit or an integrated circuit. The method includes the following steps: splicing two chip plates through a bonding sheet so as to make a machining plate which is big in thickness, higher in rigidity and can satisfy common equipment machining requirements; processing pattern transfer to the spliced machining plate and developing a necessary circuit diagram of a conductor on the surface of the machining plate; developing an insulating medium layer and a conducting copper layer on the surface of the newly developed circuit diagram of the conductor through the method of lamination; repeating above processes so as to form a multilayer machining plate; separating the machining plate at two sides of the splicing sheet from the splicing sheet after the machining plate reaches certain thickness and rigidity, thus forming two machining plates; and respectively processing the two machining plates through regular lamination, boring, electroplating and pattern transfer techniques until the necessary circuit board and the enclosure baseplate are finished. The method requires no special equipment or machining tools and can reduce cost by a large margin and improve production efficiency and yield.

Description

technical field [0001] The invention relates to the manufacturing technology of printed circuit boards or semiconductor integrated circuits, in particular to a processing method for combining two boards into one during the manufacturing process of printed circuit boards or semiconductor integrated circuit packaging substrates. Processing and fabrication of interconnected printed circuit boards or semiconductor integrated circuit packaging substrates. Background technique [0002] With the vigorous development of the electronic industry, electronic products have entered the stage of functional and intelligent research and development. In order to meet the development needs of high integration, miniaturization and miniaturization of electronic products, printed circuit boards or semiconductor integrated circuit packaging substrates are used in Under the premise of satisfying the good electrical and thermal performance of electronic products, it is also developing towards the d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/48H05K3/46
Inventor 罗永红吴金华朱志忠迪莫·纳瑞迪莫·约克黄伟
Owner SHANGHAI MEADVILLE SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products