Built-in self-testing method of FPGA input/output module

Abstract

The present invention provides a built-in self-testing method of FPGA input / output module. Firstly all input / output modules in FPGA are configured to that a bidirectional IO buffer is used as a circuit to be tested. The logical resource of middle part of FPGA device is configured to a test vector generating circuit. The logical resource surrounding the IO buffer is configured to an output response analysis circuit of scanning chain structure. In testing, the test vector generating circuit generates a pseudo-random exhaustive vector for exerting a test pattern for each circuit to be tested; after executing the test vector, actuating the operation of scanning chain of output response analysis circuit, outputting the built-in self-testing result which is configured this time by the input / output module in the control of test clock by the output response analysis circuit until when the test covers all resources in the input / output module. The method of the invention has the following advantages: simplified built-in self-testing result retrieval mode, reduced test configuration number of times, reduced test cost and increased test efficiency under the precondition of guaranteeing 100% test coverage rate.

Description

technical field [0001] The invention relates to a testing method of an FPGA chip, in particular to a built-in self-testing method of an FPGA input and output module based on a scan chain structure. Background technique [0002] FPGA testing takes advantage of its reprogrammable feature to cover all resources under test through multiple configurations. There are mainly two methods for its testing: external testing and built-in self-testing. During external testing, the FPGA device is configured as a corresponding testing circuit, and external equipment is used to apply test vectors and special equipment to analyze the output results. This testing method depends on packaging; and Compared with the external test, the vector application and response analysis of the built-in self-test method are completed internally, without the need for special test equipment and a large number of pins, which reduces the test cost and increases the test flexibility. [0003] The I / O module is t...

AI Technical Summary

Problems solved by technology

At present, foreign countries have conducted research on the testing of FPGA logic resources, and proposed a built-in self-test theory based on memory readback, but these theories are complex in design, and the test result readback and diagnosis consume additional test time, making it difficult to implement the test.

Domestic research in this field is still in its infancy, and the research on mainstream built-in self-test technology is almost blank, and there are few related achievements

Images