Field programmable gate array (FPGA) logic module debugging and data acquisition method based on PicoBlaze embedded soft core processor

A soft-core processor and data acquisition technology, applied in the fields of debugging, FPGA teaching, and logic circuit verification, to achieve the effect of simple and easy method, flexible use, good scalability and real-time performance

Inactive Publication Date: 2011-11-23
NAT UNIV OF DEFENSE TECH
View PDF2 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The problem to be solved by the present invention is to find a simple and easy way to realize the control and debugging of the complex logic circuit on the FPGA in view of the existing methods for verifying and debugging the complex logic

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Field programmable gate array (FPGA) logic module debugging and data acquisition method based on PicoBlaze embedded soft core processor
  • Field programmable gate array (FPGA) logic module debugging and data acquisition method based on PicoBlaze embedded soft core processor
  • Field programmable gate array (FPGA) logic module debugging and data acquisition method based on PicoBlaze embedded soft core processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The present invention will be described in further detail below in conjunction with the accompanying drawings and specific examples.

[0026] In FPGA-based SoC design, it is often necessary to reuse the designed logic circuit (such as IP core). The traditional design method is to add the source code of the existing logic module to the project. After the synthesis is passed, use the software simulation Verify that the system can work normally, and then burn it into the FPGA for verification. The disadvantage of using this method is that if the software simulation fails to run normally on the FPGA, it will be difficult to determine the cause of the error. In addition, because the internal signals of the device cannot be collected from the hardware in real time, it is difficult to observe on the hardware. and debug.

[0027] The present invention is aimed at above-mentioned problem, has added PicoBlaze microprocessor and corresponding control module in the basis of origin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a field programmable gate array (FPGA) logic module debugging and data acquisition method based on a PicoBlaze embedded soft core processor. The PicoBlaze embedded soft core processor, a universal asynchronous receiver/transmitter (Uart) module, a clock control module and a double-port random access memory (RAM) module are arranged in engineering of a hardware system, and corresponding software is installed on a personal computer (PC); a set of dedicated communication protocol is made, defines a uniform data packet format, is used for standardizing data exchange between the PicoBlaze processor and the PC, has a 8-bit cyclic redundancy check (CRC) function, and ensures communication reliability; and the hardware system on an FPGA is comprehensively debugged and all internal data is acquired and analyzed by sending a command at a PC end.

Description

technical field [0001] The invention mainly relates to the fields of logic circuit verification, debugging, FPGA teaching and the like on the FPGA. In particular, it refers to a method for debugging and data acquisition of logic circuits on FPGA by using embedded soft-core processors. Background technique [0002] The main characteristics of the current hardware design project are: using FPGA as the hardware carrier, using the computer as the design and development tool, and using SoC, IP, etc. as the comprehensive design method. FPGA has become one of the necessary design elements for hardware engineers. [0003] What kind of method is used to verify and debug the logic circuit on FPGA directly affects the efficiency of logic circuit design and SOC system design. The debugging of large-scale design should follow the reverse order of the design concept, and test from the bottom layer, that is, the specific signals inside the logic circuit need to be collected and analyzed....

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/25
Inventor 唐玉华肖侬李宗伯王进王会权周浩郭晓威易伟
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap