Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm for CMOS image sensor

An image sensor and low-power technology, applied in the field of low-power real-time noise reduction and sharpening preprocessing algorithm, can solve the problems of unfavorable saving of hardware resources, overall power consumption, and high algorithm complexity

Active Publication Date: 2015-02-25
THE 44TH INST OF CHINA ELECTRONICS TECH GROUP CORP
View PDF6 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] In order to solve the problems existing in the prior art CMOS image sensor image preprocessing method that the denoising and sharpening algorithms are executed separately, the algorithm complexity is high, which is not conducive to saving hardware resources and reducing overall power consumption, etc., the present invention proposes a CMOS image Low-power real-time noise reduction and sharpening preprocessing algorithm for sensor integration

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm for CMOS image sensor
  • Low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm for CMOS image sensor
  • Low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm for CMOS image sensor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] attached figure 1 is the Bayer model diagram of the color filter array CFA image, with figure 2 It is a schematic diagram of the process of loading Bayer data into half-depth memory. As can be seen from the figure, the low power consumption real-time noise reduction sharpening preprocessing algorithm combined with the CMOS image sensor of the present invention adopts the color filter array CFA to divide the input optical signal into the three primary colors of red, green and blue RGB, that is, RGB three kinds of pixels; The method of accessing data by block and type is used for data caching, the spatial adaptive noise reduction algorithm is used to reduce the noise of RGB pixels, and a new operator template is generated by combining the Laplacian operator and the smoothing operator G pixels for sharpening.

[0051] The method of accessing data by block and type on the chip is used for data caching, including storing and reading the RG or GB row data of Bayer data res...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm for a CMOS image sensor. The low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm aims to solve the problems that in the prior art, according to a CMOS image sensor image preprocessing method, a denoising algorithm and a sharpening algorithm are executed separately, the algorithm is high in complexity, and saving hardware resources and reducing the total power consumption are not facilitated. By means of the low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm, input light signals are divided into three primary colors of red, green and blue (RGB), namely three kinds of pixels RGB through a color filter array (CFA), data cache is conducted in the mode that data are stored in a on-chip blocked and classified mode, the noise of the pixels RGB is reduced through a space self-adaptive noise reduction algorithm, an laplace operator and a smoothness operator are combined to generate a new operator model, and sharpening processing is conducted on the G pixel through the new operator model. The low-power-consumption real-time noise-reduction and sharpening merged preprocessing algorithm has the advantages that noise reduction and sharpening are merged together, complexity is lowered greatly, hardware overhead and total power consumption are reduced greatly, the hardware design difficulty is lowered, the processing speed is increased, performance is better, and the algorithm is easy to implement.

Description

field of invention [0001] The invention relates to the field of digital image processing, in particular to a low-power consumption real-time noise reduction sharpening preprocessing algorithm combined with CMOS image sensors. Background technique [0002] The current single-chip color CMOS image sensor uses a color filter array CFA for digital image processing. The color filter array CFA divides the input optical signal into three primary colors of red, green, and blue RGB, and then performs necessary on-chip image preprocessing on the three primary color information. A color image with vivid color can be obtained. In general, after the CMOS image sensor is photosensitive by the CFA array, the optical signal is converted into an electrical signal through the pixel unit, and then, through a series of analog signal processing paths (including correlated double sampling CDS, signal amplification, gain adjustment and analog-to-digital conversion etc.) processing will inevitably...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06T5/00
Inventor 李明吴治军李梦萄李毅强邓光平任思伟刘昌举
Owner THE 44TH INST OF CHINA ELECTRONICS TECH GROUP CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products