High-integrated groove insulated gate tunneling bipolar enhancement transistor and manufacture method thereof

An insulated gate, high-integration technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve the problems of device switching characteristics deterioration, small forward conduction current, and increased process difficulty, etc., to achieve excellent switching characteristics, The effect of high integration and saving chip area

Inactive Publication Date: 2015-03-11
SHENYANG POLYTECHNIC UNIV
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the degradation of this device performance can be alleviated by improving the structure of the gate electrode, when the device size is further reduced, the switching characteristics of the device will continue to deteriorate
[0003] Compared with MOSFETs, tunneling field-effect transistors (TFETs) proposed in recent years have improved their average subthreshold swing, but their forward conduction current is too small. Materials with a narrower band gap to generate the tunneling part of TFETs c...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-integrated groove insulated gate tunneling bipolar enhancement transistor and manufacture method thereof
  • High-integrated groove insulated gate tunneling bipolar enhancement transistor and manufacture method thereof
  • High-integrated groove insulated gate tunneling bipolar enhancement transistor and manufacture method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] Below in conjunction with accompanying drawing, the present invention will be further described:

[0046] Such as figure 1 It is a schematic diagram of a two-dimensional structure of a highly integrated grooved insulated gate tunneling bipolar enhancement transistor formed on an SOI substrate according to the present invention; it specifically includes a single crystal silicon substrate 1; a wafer insulating layer 2; an emitter region 3; a base region 4; Collector region 5; conductive layer 6; tunnel insulating layer 7; gate electrode 8; emitter 9; collector 10; blocking insulating layer 11.

[0047]Highly integrated grooved insulated gate tunneling bipolar enhancement transistor, using a bulk silicon wafer containing only a single crystal silicon substrate 1 as a device substrate, or using a bulk silicon wafer containing both a single crystal silicon substrate 1 and a wafer insulating layer 2 The SOI wafer is used as the substrate for generating devices; the base regi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a high-integrated groove insulated gate tunneling bipolar enhancement transistor. Compared with MOSFETs or TFETs devices of the same size, a superior switching characteristic is realized by utilizing the extremely sensitive relationship between tunneling insulated layer impedance and an internal field; a superior positive conducting characteristic is realized by enhancing a tunneling signal by an emitter; compared with an ordinary plane structure, the situation that an emitter region 3, a base region 4 and a collector region 5 are successively arrayed in a horizontal direction is avoided, so that the area of a chip is reduced, and higher integration can be realized. In addition, the invention further provides a concrete manufacture method of the high-integrated groove insulated gate tunneling bipolar enhancement transistor. The transistor obviously improves the working characteristics of a nanoscale integrated circuit unit and is suitable for popularization and application.

Description

Technical field: [0001] The invention relates to the field of ultra-large-scale integrated circuit manufacturing, and relates to a high-integration recessed insulating gate tunneling bipolar enhancement transistor suitable for manufacturing high-performance ultra-high-integrated integrated circuits and a manufacturing method thereof. Background technique: [0002] The continuous shortening of the channel length of metal-oxide-semiconductor field-effect transistors (MOSFETs), the basic unit of integrated circuits, has led to a significant decline in the switching characteristics of the devices. The specific performance is that the subthreshold swing increases with the decrease of the channel length, and the static power consumption increases significantly. Although the degradation of the performance of the device can be alleviated by improving the structure of the gate electrode, when the size of the device is further reduced, the switching characteristics of the device will ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L29/739H01L29/06H01L21/331
CPCH01L29/0657H01L29/66325H01L29/739
Inventor 刘溪靳晓诗
Owner SHENYANG POLYTECHNIC UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products