Manufacturing method for fin on insulator

A technology of insulators and fins, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of fragile fins, easy to break, difficult to control the height of fins, etc., and achieve the effect of improving device performance and reliability.

Inactive Publication Date: 2015-03-18
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF6 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At this point, even with well-uniform epitaxial growth, the fin size for the source/drain regions of the device is still very small, which makes it difficult to form effective contacts on these regions
On the other hand, these very small

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Manufacturing method for fin on insulator
  • Manufacturing method for fin on insulator
  • Manufacturing method for fin on insulator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The features and technical effects of the technical solution of the present invention will be described in detail below with reference to the accompanying drawings and in conjunction with schematic embodiments, which discloses the fins on the insulator that can effectively improve the fineness of the fins and improve the insulation and isolation effect between the fins. Manufacturing method. It should be pointed out that similar reference numerals represent similar structures, and the terms "first", "second", "upper", "lower" and the like used in this application can be used to modify various device structures or manufacturing processes . These modifications do not imply spatial, sequential or hierarchical relationships of the modified device structures or fabrication processes unless specifically stated.

[0030] figure 1 Shown is the top view of the FinFET and tri-gate device in the prior art and the present invention, including the substrate 1 and the fin 1F formed...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a manufacturing method for a fin on an insulator. The manufacturing method comprises the following steps: forming the fin on a substrate; forming a side wall on the side wall of the fin; carrying out anisotropic etching on the substrate and forming a bottom structure under the fin; carrying out isotropic etching on the substrate so as to reduce the width of the bottom structure; and carrying out an oxidization or nitriding process on the bottom structure so as to convert the bottom structure into the insulator. According to the manufacturing method for the fin on the insulator disclosed by the invention, a refined fin line is formed by a special sub-step etching process, and good insulated isolation between the substrate and the fin is formed by oxidizing or nitriding the lower part of the fin, so that the device performance and reliability are improved.

Description

technical field [0001] The invention relates to a method for manufacturing a semiconductor device, in particular to a method for manufacturing FinFET device fins in a semiconductor-on-insulator. Background technique [0002] Three-dimensional multi-gate devices such as fin field-effect transistors (FinFETs) and tri-gate (tri-gate) devices are among the most promising new device technologies as device dimensions scale down to 22nm technology and below. The gate control ability suppresses leakage and short channel effects. [0003] For the traditional process, the gate patterning and contact formation of CMOS devices including FinFET and tri-gate devices are performed through the following steps in order to realize isolated functional devices: [0004] 1. Using line-and-cut (line-and-cut) dual lithography patterning technology and subsequent etching of the gate stack to pattern the gate; [0005] 2. Use uniform feature size and pitch to print parallel lines for gate patterni...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L21/762
CPCH01L21/7624H01L21/76264
Inventor 钟汇才罗军朱慧珑
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap