Semiconductor process for film planarization
A planarization and semiconductor technology, applied in the field of semiconductor device preparation, can solve problems such as contact edge fracture, instability, and graphene film structure damage
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0063] Embodiment 1: applied in the photodetector of graphene
[0064] S1 After cleaning the silicon wafer with the insulating dielectric layer, the pattern of the gate electrode is formed by photolithography, such as diagram 2-1 , 2-2 , as shown in 2-3;
[0065] S2 uses the photoresist on the device as a mask, ICP etching for 50s, the structure after etching is as follows Figure 2-4 shown;
[0066] S3 Select the etching parameters, remove the glue after the etching is completed, and measure the etched depth with a step meter, which is about 90nm;
[0067] S4 Considering the measurement error, it is decided to sputter metal Ti / Au 15 / 70nm. At this time, the thickness of the metal can roughly fill the groove etched in step 3, as Figure 2-5 shown;
[0068] S5 peels off the excess metal part, after the stripping is completed, if Figure 2-6 , Figure 2-6 The metal material (4) sputtered in is the gate electrode;
[0069] S6PECVD growth of 300nm SiO 2 as an insulating l...
Embodiment 2
[0081] Embodiment 2: be applied in the field effect device of graphene
[0082] S1 cleans the silicon wafer with the insulating dielectric layer, shakes the glue, and prepares for photolithography to form the gate electrode, such as Figure 3-1 , 3-2 ;
[0083] S2 photolithography forms the gate electrode pattern, such as Figure 3-3 shown;
[0084] S3 Select the etching parameters, use the photoresist on the silicon wafer as a mask, ICP etching for 80s, the structure after etching is as follows Figure 3-4 shown;
[0085] S4 After the etching is completed, the glue is removed, and the etched depth is measured with a step meter, which is 140nm;
[0086] S5 Considering the measurement error, it is decided to sputter metal Ti / Au 30 / 100nm, at this time, the thickness of the metal can roughly fill up the groove etched in step 3, as Figure 3-5 shown;
[0087] S6 peels off the redundant metal part, and forms the required gate electrode structure after the stripping is comple...
Embodiment 3
[0096] Embodiment 3: Apply to Hall effect to measure the mobility of graphene
[0097] After S1 cleans the silicon wafer with the insulating dielectric layer, it is prepared for photolithography, such as Pic 4-1 shown;
[0098] S2 throws the glue to photoetch the electrode pattern, such as Figure 4-2
[0099] S3 lithography, resulting in Figure 4-3 graphic of the structure;
[0100] S4 uses the photoresist on the silicon wafer as a mask, ICP etching for 35s, the structure after etching is as follows Figure 4-4 shown;
[0101] S5 Select the etching parameters, remove the glue after the etching is completed, and measure the etched depth with a step meter, which is 65nm;
[0102] S6 Considering the measurement error, it is decided to sputter metal Ti / Au 10 / 45nm, at this time, the thickness of the metal can roughly fill up the groove etched in step 3, as Figure 4-5 shown;
[0103] S7 strips off the excess metal with acetone so that the Figure 4-6 structure shown.
...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| depth | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
