Array substrate, display panel and display apparatus
An array substrate and substrate technology, applied in electrical components, electrical solid devices, circuits, etc., can solve the problems of charge residue, affecting TFT characteristics, and difficult to remove.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0029] Please refer to figure 2 , figure 2 This is a partial cross-sectional view of an array substrate 200 according to an embodiment of the present invention. The array substrate 200 includes a substrate 10, and a buffer layer 11, a semiconductor layer 12, a gate insulating layer 13, a gate electrode 15, an interlayer insulating layer 14, and a source electrode 161 sequentially arranged in a direction perpendicular to the substrate 10. And drain electrode 162.
[0030] The substrate 10 is mainly made of glass, but may also be curved transparent plastic, such as polyimide. If a curved transparent plastic is used as the material of the substrate 10, considering that the process of high-temperature deposition is performed on the substrate 10, polyimide with excellent heat resistance can be used (polyimide can withstand high temperature ).
[0031] The buffer layer 11 includes a fourth silicon nitride layer and a second silicon dioxide layer (not shown in the figure) that are sta...
Embodiment 2
[0040] Please refer to Image 6 , Image 6 It is a partial cross-sectional view of another array substrate 300 provided by an embodiment of the present invention. The structure of the array substrate 300 in this embodiment is basically the same as that of the array substrate 200 in the embodiment 1, except that the interlayer insulating layer 14 includes first layers arranged in a vertical direction from the bottom to the top. The silicon nitride layer 141, the second silicon nitride layer 143, the first silicon oxide layer 142, and the third silicon nitride layer 144. The relative dielectric constant of the third silicon nitride layer 144 is greater than or equal to 6.5, which can reduce damage to the underlying interlayer insulating layer and charge injection by the electric field generated during film formation, etching, and cleaning.
Embodiment 3
[0042] Please refer to Figure 7 , Figure 7 It is a schematic structural diagram of a display panel 20 provided by an embodiment of the present invention. The display panel 20 includes an array substrate 21 and a counter substrate 23 arranged opposite to the array substrate 21, and a liquid crystal layer 22 located between the array substrate 21 and the counter substrate 23. Wherein, the array substrate 21 is the array substrate described in the foregoing embodiments.
[0043] The display panel provided in this embodiment adopts the array substrate of each of the above-mentioned embodiments, and the interlayer insulating layer of the array substrate at least includes the first silicon nitride layer and the first silicon nitride layer sequentially arranged in a vertical direction from the bottom to the top of the array substrate. The second silicon nitride layer and the first silicon oxide layer, and the hydrogen atom percentage content of the first silicon nitride layer is gre...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com