Formation method for mask pattern, thin film transistor and formation method, and display apparatus
A thin film transistor and mask pattern technology, which is applied in the display field and can solve the problems of complex halftone mask manufacturing process and the like
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0082] An embodiment of the present invention provides a method for forming a mask pattern, referring to figure 2 As shown, the method includes:
[0083] S01. Reference image 3 As shown, a negative photoresist 11 is formed on the substrate 10, and the negative photoresist 11 has the following characteristics: after exposure in an oxygen-free environment, the exposed part can be cured; after exposure in an oxygen environment , the surface of the exposed part cannot be cured, and other exposed parts except the surface can be cured.
[0084] The above-mentioned negative photoresist is a special photoresist. After exposure in an oxygen-free environment, the exposed part can be cured; after exposure in an oxygen environment, the surface of the exposed part cannot be cured. Other exposed parts can be cured. Illustratively, the negative photoresist can be directly obtained by removing nano-silver on the surface of TCTF (Nano silver transparent conductive film) produced by Hitach...
Embodiment 2
[0116] An embodiment of the present invention provides a method for forming a thin film transistor, referring to Figure 14 As shown, the method includes:
[0117] S141. Reference Figure 15 As shown, a metal oxide layer 15 and an etch stop layer 16 are sequentially formed on a substrate 10 .
[0118] The material of the above-mentioned metal oxide layer may be indium gallium zinc oxide, indium tin zinc oxide, zinc indium tin oxide or magnesium indium zinc oxide, etc., which is not specifically limited here. The material of the etching stopper layer may be silicon nitride, silicon oxide or silicon oxynitride. The embodiments of the present invention do not limit the thicknesses of the metal oxide layer and the etching stopper layer, which are determined according to actual conditions.
[0119] The embodiment of the present invention does not limit the specific method for forming the metal oxide layer and the etching barrier layer. For example, the metal oxide layer and the ...
Embodiment 3
[0132] An embodiment of the present invention provides a method for forming a thin film transistor, referring to Figure 21 As shown, the method includes:
[0133] S211. Reference Figure 22 As shown, a polysilicon layer 17 is formed on a substrate 10 .
[0134] The embodiment of the present invention does not limit the method for forming the polysilicon layer. As an example, an amorphous silicon layer may be formed on the substrate, and then the amorphous silicon layer may be treated by an excimer laser annealing method, so that the amorphous silicon layer is converted into a polysilicon layer.
[0135] S212. Reference Figure 23 As shown, the mask pattern 1 is formed on the polysilicon layer 17 using any one of the methods provided in Embodiment 1, wherein the mask pattern 1 includes a body portion 102 and a step portion 101 located around the body portion 102, and the body portion 102 The thickness of is greater than the thickness of the stepped portion 101 .
[0136] ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 