3D NAND flash memory and manufacturing method thereof
A manufacturing method and flash memory technology, applied in semiconductor/solid-state device manufacturing, electrical components, electrical solid-state devices, etc., can solve problems such as development bottlenecks, short circuits or leakage between storage channels and common source terminals, and low yield of three-dimensional NAND flash memory, etc. Achieve the effect of improving yield and preventing distance reduction
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0037] Figure 2A It is a flow chart of a manufacturing method of a three-dimensional NAND flash memory provided in Embodiment 1 of the present invention. see Figure 2A , the manufacturing method, comprising:
[0038] S110, forming an array string unit on the surface of the substrate, forming word line grooves between the array string units, and the word line groove exposes the substrate; the array string unit includes multiple layers of staggered stacked isolation layers and engraved An etch layer, the isolation layer and the etch layer form a storage channel along the stacking direction, and the surface of the substrate adheres to the isolation layer.
[0039] Further, the isolation layer may be silicon oxide, and the etching layer may be silicon nitride. The storage channel is filled with polysilicon.
[0040] S120 , removing the etching layer, and sequentially forming a barrier layer and a metal layer on the exposed surface of the isolation layer and the bottom surfac...
Embodiment 2
[0055] Figure 3A It is a flow chart of a manufacturing method of a three-dimensional NAND flash memory provided by Embodiment 2 of the present invention. The technical solution provided in this embodiment further optimizes the steps S120, S130 and S140 in the first embodiment. see Figure 3A , the manufacturing method specifically includes:
[0056] S210, forming an array string unit on the surface of the substrate, forming word line grooves between the array string units, and the word line groove exposes the substrate; the array string unit includes multiple layers of staggered isolation layers and engraved An etch layer, the isolation layer and the etch layer form a storage channel along the stacking direction, and the surface of the substrate adheres to the isolation layer.
[0057] S220. Remove the etching layer, form a first barrier layer on the exposed surface of the isolation layer and the bottom surface of the word line trench, form a second barrier layer on the su...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 