Supercharge Your Innovation With Domain-Expert AI Agents!

A three-dimensional power vdmos device and its integration method

A three-dimensional power and integration method technology, applied in the fields of semiconductor devices, electric solid-state devices, semiconductor/solid-state device manufacturing, etc., can solve the problems affecting the integration degree of power systems, signal delay time, and the power consumption ratio of interconnect lines, and achieve the solution Device heating issues, the effect of reducing global interconnect length, improving signal transmission speed and power consumption characteristics

Active Publication Date: 2019-04-16
GUIZHOU UNIV
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The technical problem to be solved by the present invention is to provide a three-dimensional power VDMOS device and its integration method, so as to solve the problem that the device area of ​​the prior art VDMOS device adopts the planar integration process increases with the increase of the current capacity, which seriously affects the power system The level of integration, while the signal delay time and the proportion of interconnection power consumption will also become more and more technical issues such as

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A three-dimensional power vdmos device and its integration method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] A three-dimensional power VDMOS device, which includes a power unit and a chip layer, the chip layer has more than two, each chip layer is evenly distributed with more than two power units, and each power unit is provided with an independent terminal on the periphery, The periphery of each power unit is provided with TSV through holes for interlayer conductive interconnection, and each chip layer is stacked together to form a three-dimensional power VDMOS device.

[0035] TSV through holes for heat dissipation are arranged on the periphery of the power unit. Embed heat-dissipating TSV vias around the periphery of each power unit, the number of which is related to the power loss of each power unit, the aspect ratio of the TSV vias, and the thickness of the insulating layer in the TSV vias;

[0036] Since the drain current of the VDMOS power unit of each chip layer passes through the TSV through hole of the interlayer conductive interconnection and finally gathers on the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention discloses a three -dimensional power VDMOS device and its integration method. It includes the power unit and chip layer. The chip layer has more than two or more. Each chip layer is evenly distributed with more than two power units, each power, each powerThere is an independent terminal on the periphery of the unit. Each power unit is equipped with a layer of interstitial TSV pores. The chip layers are stacked together to form a three -dimensional power VDMOS device;The increase in current capacity increases, which seriously affects the integration of the power system. At the same time, the signal delay time and the proportion of the power consumption of the interconnection will also increase.

Description

technical field [0001] The invention belongs to VDMOS device integration technology, in particular to a three-dimensional power VDMOS device and an integration method thereof. Background technique [0002] As one of the main components in power electronic equipment, power VDMOS devices are mainly used to realize the conversion of electric energy. It is a new type of power device developed rapidly in the 1980s. Compared with bipolar power devices, it has many excellent properties: high input impedance, low drive current, high speed and high frequency, negative current temperature coefficient, no secondary breakdown, etc. Moreover, the drain of VDMOS is drawn from the back, and its integration level is higher than that of power LDMOS. , the interface circuit between the control circuit and the power load, etc. [0003] At present, the manufacturing process of power VDMOS devices still uses the traditional planar integration process, and the active layer of the device only ex...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/088H01L29/78H01L23/367H01L23/538H01L21/336H01L21/8234
CPCH01L23/5384H01L27/088H01L29/66712H01L29/7802H01L21/823475H01L23/3677H01L2224/16145
Inventor 林洁馨傅兴华马奎杨发顺
Owner GUIZHOU UNIV
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com