292results about How to "Shorten the line length" patented technology

In a memory module including a plurality of DRAM chips which transmit/receive a system data signal with a predetermined data width and at a transfer rate and which transmit/receive an internal data signal having a larger data width and a lower transfer rate as compared with the system data signal, it has become clear that there is a restriction on the transfer rate of the system data signal and that speeding-up cannot be expected. A current consumption in a plurality of DRAMs constituting the memory module is large, and this is also a factor for hindering the speeding-up. There is obtained a memory module in which a plurality of DRAM chips are stacked on an IO chip and in which each DRAM chip is connected to the IO chip by a through electrode and which comprises a constitution for mutually converting the system data signal and the internal data signal in each DRAM chip by the IO chip. In this constitution, a wiring between the DRAM chips can be shortened, and DLL having a large current consumption may be disposed only on the IO chip.

In a semiconductor device in which a semiconductor chip is stacked on a substrate, an interposer chip having wirings is provided under the semiconductor chip. A bonding pad of the semiconductor chip is electrically connected to a bonding terminal provided on the substrate via the interposer chip by wire bonding. The interposer chip prevents a semiconductor element formed in the semiconductor chip from deteriorating in terms of an electric property and from being physically damaged. Further, the wire bonding strength does not drop. Moreover, it is possible to form a fine wiring pitch for relaying a wire-bonding wire.

A semiconductor device comprising a semiconductor chip (101) assembled on a first copper cuboid (110); the cuboid has sides of a height (111). The device further has a plurality of second copper cuboids (120) suitable for wire bond attachment; the second cuboids have sides of a height (121) substantially equal to the height of the first cuboid. The back surfaces of all cuboids are aligned in a plane (130). Encapsulation compound (140) is adhering to and embedding the chip, the wire bonds, and the sides of all cuboids so that the compound forms a first surface (140b) aligned with the plane of the back cuboid surfaces and a second surface (140a) above the embedded wires. For devices intended for stacking, the devices further comprise a plurality of vias (160) through the encapsulation compound from the first to the second compound surfaces; the vias are filled with copper, and the via locations are matching between the devices-to-be-stacked.

A semiconductor package includes a base plate, at least one semiconductor constructing body which is formed on one surface of the base plate and has a plurality of external connection electrodes formed on a semiconductor substrate, an insulating layer which is formed on one surface of the base plate around the semiconductor constructing body, upper interconnections which are formed on the insulating layer and each includes at least one interconnection layer, at least some of the upper interconnections are connected to the external connection electrodes of the semiconductor constructing body, lower interconnections which are formed on the other surface of the base plate and each includes at least one interconnection layer, and at least some of the lower interconnections which are electrically connected to the upper interconnections.

A semiconductor device is disclosed that includes an interposer and a semiconductor chip. The interposer includes a Si substrate; multiple through vias provided through an insulating material in corresponding through holes passing through the Si substrate; a thin film capacitor provided on a first main surface of the Si substrate so as to be electrically connected to the through vias; and multiple external connection terminals provided on a second main surface of the Si substrate so as to be electrically connected to the through vias. The second main surface faces away from the first main surface. The semiconductor chip is provided on one of the first main surface and the second main surface so as to be electrically connected to the through vias. The Si substrate has a thickness less than the diameter of the through holes.

A semiconductor unit constituting a memory device has a memory chip, a package substrate having three wiring layers. Power-supply surfaces (VDD surface) and (GND surface) are wired on the package substrate while an intra-package DQ bus is wired on an intermediate layer between both of the power-supply surfaces. The memory device has two DQ pins every one intra-package DQ bus. The intra-package DQ bus is connected to a signal terminal pad of the memory chip through a via hole. In view of the two DW pins, a via hole for connecting the intra-package DQ bus with the signal terminal pad constitutes a branch wire.

A multi-chip circuit module on which semiconductor chips are loaded and which is provided with circuit patterns, input/output terminals or the like for interconnecting the semiconductor chips. A multi-layered wiring section (2) is formed by respective unit wiring layers (8) to (12) in such a manner that an upper unit wiring layer is layered on a surface-planarized subjacent unit wiring layer and connected to one another by inter-layer connection by a via-on-via structure. A semiconductor chip (6) mounted on this multi-layer wiring section (2) is polished along with the sealing resin layer (7) for reducing the thickness.

A method for efficient analytical placement of standard cell designs includes obtaining a placement of cells using a wirelength objective function, modifying the placement of cells by cell shifting to redistribute cells to thereby reduce cell overlap, and refining the placement of cells to thereby reduce wirelength using a half-perimeter bounding rectangle-measure. Preferably the wirelength the wirelength objective function is a quadratic objective function which is solved using a hybrid net model. The hybrid net model preferably uses a clique model for two-pin and three-pin nets and a star model for nets having at least four pins. The use of the hybrid net model reduces a number of non-zero entries in a connectivity matrix.

In an analog-to-digital conversion method for converting a difference signal component representing a difference between a reference component and a signal component in an analog signal to be processed into digital data, in a first process, a signal corresponding to one of the reference component and the signal component is compared with a reference signal for conversion into the digital data. Concurrently with the comparison, counting is performed in one of a down-count mode and an up-count mode, and a count value at a time of completion of the comparison is held. In a second process, a signal corresponding to the other one of the reference component and the signal component is compared with the reference signal. Concurrently with the comparison, counting is performed in the other one of the down-count mode and the up-count mode, and a count value at a time of completion of the comparison is held.

A vehicle drive device includes a motor generator (MG2), a power control unit controlling the motor generator (MG2), and a case housing the motor generator (MG2) and the power control unit. The power control unit includes a first inverter driving the motor generator (MG2) and a voltage converter boosting a power supply voltage to apply the voltage to the first inverter. A reactor L1 which is a component of the voltage converter is disposed such that at least a portion of a core comes into contact with the case for heat exchange. Consequently, the heat is dissipated to the case having a large heat capacity for integral housing, to thereby allow the heat dissipation performance of the reactor (L1) arranged in the limited space to be ensured.

Embodiments of the present invention are directed to a modular, biomimetic, underwater vehicle capable of propulsion using one or more tail undulation methods, such as anguilliform or carangiform propulsion methods.

A system and method for reducing the cost of producing a brushless DC motor (58) is presented. The brushless DC motor (58) provides higher power density and efficiency with an increased tool run time. The brushless DC motor (58) includes a rotor assembly (72) that has an unmagnetized permanent magnet (74) affixed to a shaft. The permanent magnet (74) remains unmagnetized until the motor is partially assembled. A plurality of coils (94) for producing a magnetic field are wound about the rotor assembly (72). The coils (94) include end turns that enclose the rotor assembly (72) such that the rotor assembly (72) is not removable. Since the windings (94) are wound with the rotor assembly (72) already enclosed, the windings (94) do not require large end coils to allow subsequent insertion of the rotor (72). Minimizing the end coils reduces the length of wire required per turn, thereby reducing the resistance of the winding (94). Also, since the permanent magnet (74) is unmagnetized when the coils (94) are wound around the rotor assembly (72) the winding process is simplified by not coupling energy into the wire which would influence the winder operation. The wound assembly is inserted into a stator stack (96) comprised of magnetic material that provides a magnetic flux return path for the magnetic flux generated by the permanent magnet (74). Using an unmagnetized permanent magnet (74) facilitates easy insertion of the wound assembly into the stator stack (96), reduces the accumulation of magnetic debris during the manufacturing process, and permits the motor assembly to be sealed prior to magnetizing the permanent magnet (74).

SI in a semiconductor device in which a plurality of semiconductor chips differing in withstand voltage or in noise immunity, such as a multi-chip module, is to be improved. The semiconductor device comprises a first semiconductor chip and a second semiconductor chip mounted over a package substrate which has a plurality of bonding pads arranged along the edges. The first semiconductor chip has a plurality of bonding pads for analog signals, and the second semiconductor chip has a plurality of bonding pads for high-voltage signals. The edges along which the bonding pads for analog signals are arranged and the edges along which the bonding pads for high-voltage signals are arranged are disposed along mutually different edges of the package substrate. Adjoining of electrodes or wirings for high voltage signals and those for analog signals over the package substrate can be easily avoided, and SI deterioration can be thereby restrained.

A coreless wiring board has no core board but a laminated structure in which a conductor layer and resin insulating layers are alternately laminated into a multilayer. Each of the resin insulating layers is formed to contain a glass cloth in an epoxy resin. A plurality of via holes taking a shape of an inverse truncated cone and having steps on internal wall surfaces is formed to penetrate each of the resin insulating layers, and a filled via conductor for electrically connecting the conductors is formed in each of the via holes.

An optical device including: one or more optical components configured to be electrically actuated such that light transmission states are variable, a driver circuit for the optical components, a power source unit for driving the optical components, a pair of rims for supporting the optical components, a pair of temples having front and rear ends and being connected at the front ends to the pair of rims, and a pair of earpieces formed at the rear ends of the pair of temples. The power source unit includes a secondary battery, and a power receiver coil for charging the secondary battery. The secondary battery includes a case made of a non-magnetic material.

The purpose of this invention is to provide a head substrate capable of increasing layout efficiency. To achieve this purpose, an ink supply channel is arranged, and a plurality of printing element arrays are arranged on at least one side of the ink supply channel, and a plurality of driving element arrays are arranged adjacent to the plurality of printing element arrays. A plurality of power supply pads and a plurality of ground pads are arranged in areas between the plurality of driving element arrays.