Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method of alloying wafer after wiring

An alloying and wafer technology, applied in semiconductor devices, electrical components, circuits, etc., can solve problems such as affecting the stability and size of NMOS capacitor C, unable to repair the quality of gate oxide, and failure of oscillation frequency, and achieve improvement. Product yield, repair quality, and effect of reducing interface state density

Active Publication Date: 2016-11-23
FOUNDER MICROELECTRONICS INT
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In the prior art, the hydrogen gas H introduced during the alloying process of the wafer 2 The gas flow rate of the gas is small, and the quality of the gate oxide cannot be well repaired, which affects the stability and size of the NMOS capacitor C, and then makes the oscillation frequency invalid and leads to a decline in product yield

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of alloying wafer after wiring
  • Method of alloying wafer after wiring
  • Method of alloying wafer after wiring

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] In order to make the technical problems, technical solutions and advantages to be solved by the present invention clearer, the following will describe in detail with reference to the drawings and specific embodiments.

[0028] The present invention aims at the problem of frequency failure of NMOS capacitors caused in the alloying process in the CMOS process technology in the prior art, and provides a method for alloying wafers after wiring. The optimization of the alloy, that is, the increase of the flow rate of the preset ratio of hydrogen in the alloy, will more effectively passivate the Si (silicon) dangling bonds near the interface without damaging the gate oxide structure of the wafer, and greatly reduce the interface state density. , repair the quality of the gate oxide, thereby changing the C-V curve characteristics of the NMOS capacitor, and then achieve the purpose of improving the frequency failure, and at the same time improve the product yield; on the other h...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method of alloying a wafer after wiring, comprising the following steps: placing a wafer after wiring in a cavity, feeding nitrogen used as a carrier gas into the cavity continuously, and raising the temperature in the cavity to a first preset temperature; keeping the cavity at the first preset temperature, and feeding a mixed gas containing a preset percentage of hydrogen into the cavity at a preset flow rate for a first preset time, wherein the flow rate is greater than a flow rate threshold; and after feeding of the mixed gas ends, feeding nitrogen into the cavity again until the cavity where the wafer is located is filled with pure nitrogen, and cooling the cavity in a pure nitrogen atmosphere. According to the method, by optimizing an alloying menu in a semiconductor manufacturing technology (namely, increasing the flow rate at which a preset percentage of hydrogen is fed during alloying), the Si ((silicon) dangling bond near the interface is passivated effectively, the interface state density is reduced greatly, and the quality of gate oxide is repaired. Therefore, the characteristic of the C-V curve of an NMOS capacitor is changed, frequency failure is improved, and the product yield is improved.

Description

technical field [0001] The invention relates to the technical field of semiconductor chip manufacturing technology, in particular to a method for alloying a wafer after wiring. Background technique [0002] In the CMOS process technology of semiconductor manufacturing, after the wafer is wired, it will go through an alloy (Alloy) process. The alloy process is equivalent to an annealing process. The purpose is to recrystallize the metal and repair the damage caused by ions. In integrated circuit design, circuit designers often design an oscillating circuit that can generate periodic oscillating currents with the same magnitude and direction to achieve the purpose of circuit work. Specifically, the period T=1 / f=2πRC of the oscillation circuit, it can be seen from the formula that the oscillation frequency f is related to the resistance R and capacitance C of the oscillation circuit, the oscillation frequency f is inversely proportional to the oscillation resistance, and the os...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/02H01L21/28
Inventor 李娇黎智
Owner FOUNDER MICROELECTRONICS INT
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products