Binary-code-to-thermometer-code circuit

Abstract

The invention discloses a binary-code-to-thermometer-code circuit, and solves the disadvantages that the present circuit is complex in structure, high in power consumption and large in area. The two-line-three-line binary-code-to-thermometer-code circuit is composed of a phase inverter, two transmission gates, a PMOS transistor and an NMOS transistor. B1 and B0 respectively represent input of two bits of binary codes of the circuit, and T3, T2 and T1 represent output of three lines of thermometer codes. The situation of the output drive load is considered, and the transmission gate Tg2 is additionally arranged in the T2 branch so that the delay difference of the signals in different transmission paths can be reduced as much as possible. According to the circuit, the complexity of the circuit can be reduced through the work mode based on data transmission and the load capacitance of the input signals can also be reduced so that the circuit has the advantages of being simple in structure, small in area, low in power consumption and rapid in speed, and the advantages are more obvious with increasing of the bits.

Description

technical field [0001] The invention belongs to the technical field of integrated circuits, and relates to a decoding circuit, in particular to a binary code-to-thermometer code circuit. Background technique [0002] With the advancement of integrated circuit design technology and process feature size, the scale of the system on chip is getting larger and larger, and the requirements for the area and power consumption of each module circuit are becoming more and more stringent. The binary code-thermometer code conversion circuit is a commonly used modular unit in digital integrated circuits and mixed-signal circuit systems. Since there is only one bit difference between two adjacent thermometer codes, in the segmented current steering digital-to-analog converter (DAC), the binary code is often converted into a thermometer code to realize the switching timing of the current source array, thereby optimizing the current The switching effect of the source array improves the mon...

AI Technical Summary

Problems solved by technology

On the one hand, the circuit structure is relatively complex, the power consumption is high, the layout area is large, and the process cost is high; on the other hand, figure 2 The longest signal path in the circuit (T 3 and T 5 ) experience a 4-level gate delay, which not only limits the operating rate, but the difference in delay with other signals will also cause logic errors in subsequent circuits

Images