Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for increasing sidewall width of floating gate flash memory and structure of floating gate flash memory

A floating gate type, gate structure technology, applied in semiconductor devices, electrical components, circuits, etc., can solve the problems of reducing the spacing between memory cells, blocking source-drain injection in peripheral circuit areas, etc., to improve breakdown voltage, reduce Leakage current, the effect of improving performance

Active Publication Date: 2019-01-18
WUHAN XINXIN SEMICON MFG CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] At present, the width of the ONO sidewall is usually increased by increasing the thickness of the silicon nitride of the ONO layer or the outermost layer of silicon dioxide. However, limited by the design rule of the minimum spacing between polysilicon gates, this method The spacing between memory cells is reduced, and it is easy to cause the morphology of the interconnection after the ONO sidewall is etched, blocking the subsequent source-drain implantation in the peripheral circuit area

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for increasing sidewall width of floating gate flash memory and structure of floating gate flash memory
  • Method for increasing sidewall width of floating gate flash memory and structure of floating gate flash memory
  • Method for increasing sidewall width of floating gate flash memory and structure of floating gate flash memory

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] The method for increasing the width of the sidewall of the floating gate flash memory and the floating gate flash memory of the present invention will be further described in detail with reference to the accompanying drawings and specific embodiments. The advantages and features of the present invention will become clearer from the following description. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.

[0027] The terms "first", "second", etc. in the description and claims are used to distinguish between similar elements and not necessarily to describe a specific order or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances, for example, to enable the embodiments of the invention described herein to be operated in other sequences than des...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a method for increasing the sidewall width of a floating gate flash memory and a floating gate flash memory structure. Using the method for increasing the sidewall width of the floating gate flash memory provided by the present invention, the sidewall of the second gate structure in the peripheral circuit area is formed with the ONO sidewall, the third oxide layer and the widened nitride layer stacked in sequence. Wide sidewall, since the width of the widened sidewall is increased compared with the ONO sidewall, the distance between the ion implantation region and the second gate structure for source-drain implantation in the peripheral circuit region is increased, which can reduce the leakage current of the high-voltage transistor, and, The area of ​​the drain extension region (LDD region) formed in the substrate around the second gate structure can be increased, so that the breakdown voltage of the high voltage transistor can be improved. In the floating gate type flash memory structure provided by the present invention, the second gate structure disposed in the peripheral circuit region has widened sidewall spacers including ONO spacers, a third oxide layer and a widened nitride layer.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for increasing the width of a side wall of a floating gate flash memory and a floating gate flash memory structure. Background technique [0002] Memories can be broadly classified into two categories: volatile (volatile) memories and non-volatile (non-volatile) memories. Volatile memory loses its stored information immediately when the system is turned off: it requires a constant power supply to maintain data. Most random access memory (RAM) falls into this category. Non-volatile memory can still maintain data information when the system is turned off or there is no power supply, and floating gate flash memory is a kind of non-volatile memory. [0003] At present, when making floating gate flash memory, in addition to forming multiple memory cells (cells) in the storage area, a peripheral circuit (periphery circuit) area is usually set around the storage area. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11526H01L21/28H01L29/423H10B41/40
CPCH01L29/401H01L29/42364H10B41/40
Inventor 罗清威李赟周俊
Owner WUHAN XINXIN SEMICON MFG CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More