Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Core processing circuit design method for navigation system

A technology of circuit design and core processing, which is applied in the direction of navigation through speed/acceleration measurement, can solve the problems of failure to integrate bus transmission, low data transmission efficiency, single hardware function, etc., to achieve health monitoring, improve safety and Reliability and Power Consumption Reduction Effects

Active Publication Date: 2018-07-24
XIAN AVIATION COMPUTING TECH RES INST OF AVIATION IND CORP OF CHINA
View PDF12 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The patent "A navigation solution device based on heterogeneous multi-core architecture" (application number: CN201610935841.0, publication number: CN106547237A) applied by Huazhong Optoelectronics Technology Research Institute discloses a heterogeneous multi-core architecture based on ARM+DSP Due to the use of heterogeneous multi-core architecture, the solving device still has the disadvantages of high power consumption of the system and low data transmission efficiency between heterogeneous multi-cores
[0004] The patent "a multi-core DSP-based inertial / satellite deep combined information processing hardware platform" (application number CN201410336170.7, publication number CN105319569A) applied by Beijing Automation Control Equipment Research Institute adopts multi-core DSP design hardware platform, and uses 4 cores to complete different Calculation and deep combination functions, but the hardware implements a single function and fails to integrate bus transmission, sensor acquisition and data transmission, and health monitoring functions of the navigation system

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Core processing circuit design method for navigation system
  • Core processing circuit design method for navigation system
  • Core processing circuit design method for navigation system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0045] A navigation system core processing circuit design method, comprising the following steps:

[0046] The specific implementation details are as follows: figure 1 shown

[0047] (1) The core circuit design method based on the multi-core FT-Q6713J / 500 processor chip.

[0048]The core processing circuit of the traditional navigation system is generally composed of two parts, one part is a single-core DSP to realize inertial calculation, gyro and acceleration acquisition, and the other part is a separate processor to realize the acquisition and transmission of RS422, RS429, 1553B and other interfaces and buses. Parts are coupled through dual-port or asynchronous serial bus. This heterogeneous architecture not only causes a wide variety of navigation system processors and complex development, but also the low data transmission efficiency between processors is not conducive to deep coupling between different sensors. Using the multi-core FT6713-500 processor chip, the bootst...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of airborne and missile-borne navigation data processing and relates to a core processing circuit design method for a navigation system. The invention discloses a core processing circuit design method for an inertial navigation system based on a multi-core processor. The design method comprises the following steps: 1, designing a core processing circuitof a multi-core processor inertial navigation system based on a domestic multi-core processor FT-Q6713J / 500; 2, designing a high-precision temperature sensor acquisition circuit; 3, designing a high-speed data acquisition circuit with high real-time property and high robustness; 4, designing a high-speed 1553B bus circuit; 5, performing health management design on the inertial navigation system.According to the design, the multifunctional highly-integrated core processing circuit for the inertial navigation system is realized.

Description

technical field [0001] The invention belongs to the technical field of airborne and missile-borne inertial navigation data processing, and relates to a design method for a navigation system core processing circuit. Background technique [0002] Inertial navigation technology has the advantages of strong autonomy, high short-term accuracy, and strong real-time performance, but the accumulation of errors in its inertial components affects the long-term stability of inertial navigation, making it difficult to complete long-duration navigation tasks with high precision. With the rapid development of inertial technology, more and more types of navigation sensors have been introduced into the inertial navigation system, and the data processing and calculation capabilities of the navigation system's data processing platform, sensor fusion capabilities, and health monitoring and management capabilities have also been raised. Therefore, the development of a computing platform with mu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01C21/16
CPCG01C21/16
Inventor 窦爱萍张晓曦林清封安隽鹏辉吴志川
Owner XIAN AVIATION COMPUTING TECH RES INST OF AVIATION IND CORP OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com