Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

FPGA chip, intermediate frequency demodulation card and satellite data transmission ground detection test intermediate frequency receiver

A receiver and chip technology, which is applied in the field of satellite data transmission subsystem ground test, can solve the problems of single-function ground test equipment, etc., to improve portability, enhance design flexibility and upgradeability, and optimize demodulation performance Effect

Active Publication Date: 2018-09-28
NAT SPACE SCI CENT CAS
View PDF6 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to overcome the current problem that a satellite model requires a set of specially customized single-function ground test equipment, and proposes a general-purpose, modularized multifunctional intermediate frequency receiver for ground testing of satellite data transmission subsystems The design scheme of the processing card
The present invention takes large-scale FPGA as the realization carrier, adopts the design idea of ​​software radio, proposes a kind of FPGA design method of the key technology of satellite data transmission ground detection test receiver, and mainly aims at the main standard system of satellite data transmission at present, solves the traditional The problem of the unified design of the digital transmission ground detection receiver is compatible with the main system of the current satellite data transmission, and the versatility, stability and high reliability of the equipment are improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FPGA chip, intermediate frequency demodulation card and satellite data transmission ground detection test intermediate frequency receiver
  • FPGA chip, intermediate frequency demodulation card and satellite data transmission ground detection test intermediate frequency receiver
  • FPGA chip, intermediate frequency demodulation card and satellite data transmission ground detection test intermediate frequency receiver

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0052] The present invention will be described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0053] Since FPGA has the characteristics of high processing speed, strong flexibility, and rich resources, this design is based on the current mainstream modular design idea, the design architecture of software radio, and the design of intermediate frequency data processing algorithm with FPGA as the core reflects the stability of software radio system High, flexible, convenient for secondary development, inheritability and scalability, etc., are very suitable for implementing equipment and systems with multiple functional modes, high performance requirements, and strong reliability.

[0054] Such as figure 1 As shown, the working principle of the FPGA top-level software and each logic module is briefly described as follows:

[0055] Top-level software: define the input and output interfaces, and connect the secondary logic modules through ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA chip. The FPGA chip comprises an automatic gain control module which is used for controlling amplitude of sampling intermediate frequency AD digital sample signals to reduce quantization error influence resulting from quantization truncation of the signals; a signal conditioning and demodulation module which is used for carrying out timing synchronization on filtered bandpass signals, finishing carrier synchronization of modulation signals through utilization of a carrier synchronization loop, extracting code synchronization information and a synchronization clock through adoption of a code element synchronization loop, and finishing 1M-300Mbps any rate configuration data judgment; and a data conditioning and frame synchronization module which is used for carrying out deblurring on demodulated baseband data, and carrying out frame format synchronization after IQ combination. The invention also discloses an intermediate frequency demodulation card comprising the FPGA chip and a satellite data transmission ground detection test intermediate frequency receiver comprising the intermediate frequency demodulation card. The receiver has relatively high demodulation performance and relatively high universality.

Description

technical field [0001] The invention relates to the field of ground testing of satellite data transmission subsystems, in particular to an FPGA chip, an intermediate frequency demodulation card and an intermediate frequency receiver for satellite data transmission ground testing. Background technique [0002] In recent years, my country has made great achievements in the development of aerospace field. At present, my country's satellite launch density ranks third in the world, second only to the United States and Russia, and has entered the world's advanced ranks. With the rapid development of my country's aerospace industry, the data transmission business has further increased, and the requirements for the real-time transmission rate from the satellite to the ground are also getting higher and higher. The current satellite channel rate in China is generally around several megabits to tens of megabits per second, and the data transmission rate of some remote sensing satelli...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04B1/00H04B7/185H04L27/00H04L27/227H04W56/00
CPCH04B1/0003H04B7/185H04L27/0014H04L27/2273H04W56/00
Inventor 高翔闫毅姚秀娟王春梅
Owner NAT SPACE SCI CENT CAS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products