Static random storage unit and manufacturing method thereof
A technology of static random storage and manufacturing method, applied in static memory, information storage, digital memory information and other directions, can solve the problems of large occupied area of SRAM cell, weak anti-noise ability, poor stability, etc., to improve anti-noise ability, logic Craft compatible, logical craft complete effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0098] The present invention provides a static random access memory unit, and adopts eight transistors, please refer to figure 1 , shown as a schematic diagram of the circuit principle of the SRAM unit, including:
[0099] The first PMOS pull-up transistor 101, the second PMOS pull-up transistor 201, the first NMOS pull-down transistor 102, the second NMOS pull-down transistor 202, the first NMOS access transistor 301, the second NMOS access transistor 302, the third NMOS memory Access pipe 303 and fourth NMOS access pipe 304 .
[0100] Specifically, the gate of the first PMOS pull-up transistor 101 is connected to the drain of the second PMOS pull-up transistor 201, and the drain of the first PMOS pull-up transistor 101 is connected to the second PMOS pull-up transistor 201. The gate of the transistor 201 is connected, and the source of the first PMOS pull-up transistor 101 and the source of the second PMOS pull-up transistor 201 are both connected to a high level VDD;
[0...
Embodiment 2
[0121] The present invention also provides a manufacturing method of a static random storage unit, comprising the following steps:
[0122] First, step 1) is performed to provide an SOI substrate including a back substrate, an insulating buried layer, and a top layer of silicon in sequence from bottom to top, and a shallow trench isolation structure is formed in the top layer of silicon to define an active region.
[0123] Specifically, such as Figure 7 As shown, four active regions 20a, 20b, 20c and 20d are defined, wherein these four active regions 20a, 20b, 20c and 20d are arranged in sequence, and shallow trenches are formed around each active region, and within the shallow trenches It is filled with insulating material to form a shallow trench isolation structure. In this embodiment, the insulating material is silicon dioxide.
[0124] Then perform step 2), such as Figure 8 As shown, an N well 30, a first P well 40a, and a second P well 40b are fabricated in the top ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


