Check patentability & draft patents in minutes with Patsnap Eureka AI!

A method for forming shallow trench isolation

A technology of shallow trenches and substrates, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve problems such as difficult to take care of fin structure and shape control, and achieve the effect of reducing process cost and short cycle time

Active Publication Date: 2019-04-05
SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The current technology is difficult to take into account the required angle of fin structure and shallow trench isolation, and the shape is difficult to control

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method for forming shallow trench isolation
  • A method for forming shallow trench isolation
  • A method for forming shallow trench isolation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] In order to make the objectives, technical solutions, and advantages of the present invention clearer, the specific embodiments of the present invention will be further described in detail below with reference to the accompanying drawings.

[0034] See attached Figure 2-8 , A method for forming shallow trench isolation provided by the present invention includes the following steps:

[0035] S01: A fin structure perpendicular to the substrate is formed on the substrate.

[0036] Among them, the method of forming the fin structure may be a method in the prior art, and preferably:

[0037] S011: As attached image 3 As shown, a hard mask layer 200 is formed on the substrate 100. The hard mask layer 200 may be an existing hard mask material, such as silicon nitride or silicon oxide. In this embodiment, in order to achieve a good transfer effect, the hard mask layer 200 is preferably a double-layer structure or a multi-layer structure. The double-layer structure includes an amorp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for forming shallow trench isolation. The method comprises the following steps: S01: forming fin structures perpendicular to a substrate on the substrate; S02: using silicon tetrachloride and oxygen as an etching gas to etch the substrate between the adjacent fin structures to obtain shallow trench isolation that tapers from the upper portion to the lower portion of the substrate and a silicon oxide layer covering the sidewalls and upper surface of the fin structures; and S03, removing the silicon oxide layer described above to form the shallow trench isolationbetween the fin structures. The method for forming the shallow trench isolation of the invention adopts different etching methods to form the fin structure and the shallow trench isolation, thereby simultaneously satisfying different requirements for angles between the fin structures and the shallow trench isolation and the substrate surface.

Description

Technical field [0001] The invention belongs to the field of integrated circuit technology, and specifically relates to a method for forming shallow trench isolation. Background technique [0002] With the continuous development of semiconductor technology, traditional planar devices have been unable to meet people's demand for high-performance devices. A fin field-effect transistor (Fin Field-Effect Transistor, FinFET) is a three-dimensional device that includes a fin vertically formed on a substrate and a stacked gate intersecting the fin. This design can greatly improve circuit control and reduce leakage ports, while also greatly reducing the gate length of the transistor. [0003] See figure 1 , figure 1 It is a schematic diagram of a three-dimensional structure of an existing fin field effect transistor. Such as figure 1 As shown, the fin field effect transistor structure includes: a semiconductor substrate 10 at the bottom layer, on which a convex fin portion 14 is formed, ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/762
CPCH01L21/76224H01L21/76229
Inventor 曾绍海左青云李铭
Owner SHANGHAI INTEGRATED CIRCUIT RES & DEV CENT
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More