Semiconductor device, manufacturing method and mask

A manufacturing method and semiconductor technology, applied in semiconductor devices, electrical solid devices, electrical components, etc., can solve the problems of etching load effect, affecting device performance, and deterioration of the uniformity of key dimensions of word lines, etc., to improve uniformity, The effect of improving device performance and reducing the effect of etching load

Active Publication Date: 2021-09-03
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In practice, it has been found that when the gates of the dense region and the sparse region are formed in the same etching process, there is an etching difference (I / D loading, or called sparse / dense loading effect), affected by the I / D loading, the gates at the edge of the dense area tend to have abnormal contours and depths, and the abnormal edge gates will affect the middle of the dense area. Both the gate and the gate of the sparse region are adversely affected, which in turn affects the performance of the device
For example, in a NAND flash memory, the distribution density of the select gate (select gate, SG, that is, a sparse gate) and the word line (wordline, WL, corresponding to a control gate, that is, a dense gate) are different, and the select gate The distance between its nearest neighbor word line is greater than the distance between two adjacent word lines. As the critical size of NAND flash memory shrinks day by day, there will be increasingly serious etching load between word line and select gate. effect, which makes the CD uniformity of the word line worse, and multiple word lines on the edge (that is, multiple word lines close to the select gate) often produce abnormalities in profile and depth, which in turn affects the performance of the device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device, manufacturing method and mask
  • Semiconductor device, manufacturing method and mask
  • Semiconductor device, manufacturing method and mask

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] In the following, a NAND flash memory device is taken as an example to describe in detail the adverse effects of the sparse / dense loading effect of the gate on the performance of the device. Such as Figure 1E As shown, a NAND flash memory device may include: a selection gate (SG, that is, the gate of the selection transistor, the source or drain of the selection transistor is connected to the bit line) 103b and arranged outside the selection gate (SG) 103b A plurality of word lines (WL) 103a, the selection gate 103b and the word line 103a are formed by connecting the control gate (Control Gate, CG) of the memory cell on the same active area, the selection gate (SG), the word line ( WL) are arranged in parallel, and a corresponding charge storage structure can be provided between each word line 103a and each active area (ACT), so as to provide a corresponding memory cell at each intersection of WL and active area (ACT). . Usually, the distribution of select gate 103b ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The present invention provides a semiconductor device and its manufacturing method and mask plate. In the manufacturing method of the semiconductor device, after forming a patterned core layer with a core in both the gate-dense region and the gate-sparse region, the A side wall is formed on the side wall of the core, and then when the gate layer is etched using the side wall as a mask, the etching load effect between the gate dense area and the gate sparse area can be reduced or completely avoided , to improve the uniformity of the critical dimensions of the final formed first gate, and to ensure the shape of the first gate at the edge; and after etching the gate layer with the sidewall as a mask, the bottom of the gate layer remains connected, and then by means of A protective layer protects the gate layer in the region corresponding to the second gate in the gate sparse area, and further etches the gate layer to form the first gate in the gate dense area, and forms the second gate in the gate sparse area. Each of the second gates has a base structure and a plurality of discrete structures spaced apart from each other on the base structure.

Description

technical field [0001] The invention relates to the technical field of integrated circuit manufacturing, in particular to a semiconductor device, a manufacturing method thereof, and a mask plate. Background technique [0002] At present, with the rapid development of ultra-large-scale integrated circuits, the integration of chips is getting higher and higher, and the circuit design size is getting smaller and smaller. The various effects caused by the high density and small size of devices have an increasing impact on the semiconductor manufacturing results. It is outstanding that, especially in the process below the 28nm technology node, the change of the critical dimension (CD, Critical Dimension) of the circuit has more and more influence on the performance of the device. [0003] As we all know, since the gate usually has the smallest physical size in the semiconductor manufacturing process, and the width of the gate is usually the most important critical dimension on th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/11524H01L29/423H01L21/28
CPCH01L29/401H01L29/42336H10B41/35
Inventor 黄永彬张宏杨海玩
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products